From algorithms to hardware architectures: a comparison of regular and irregular structured IDCT algorithms

Authors:
C. Schneider;M. Kayss;T. Hollstein;J. Deicke
Affiliations:
Siemens Corporate Technology, ZT ME 5, 81730 Munich, Germany;Siemens Corporate Technology, ZT ME 5, 81730 Munich, Germany;Darmstadt University of Technology, Institute of Microelectronic Systems, 64283 Darmstadt, Germany;Darmstadt University of Technology, Institute of Microelectronic Systems, 64283 Darmstadt, Germany
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
1998

Citing 2
Cited 1

The Synthesis Approach to Digital System Design

The Synthesis Approach to Digital System Design
Introduction to High-Level Synthesis

IEEE Design & Test

Exploiting Task- and Data-Level Parallelism in Streaming Applications Implemented in FPGAs

ACM Transactions on Reconfigurable Technology and Systems (TRETS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The inverse discrete cosine transformation (IDCT) is used in a variety of decoders (e.g. MPEG). On one hand, highly optimized algorithms that are characterized by an irregular structure and a minimum number of operations are known from software implementations. On the other hand, regular structured architectures are often used in hardware realizations. In this paper a comparison of regular and irregular structured IDCT algorithms for efficient hardware realization is presented. The irregular structured algorithms are discussed with main emphasis on assessment criteria for algorithm selection and high-level synthesis for hardware cost estimation.