A cell synthesis method for salicide process

Authors:
Kazuhisa Okada;Takayuki Yamanouchi;Takashi Kambe
Affiliations:
Design Technology Development Center, Sharp Corporation, 2613-1, Ichinomoto, Tenri, Nara, 632-8567, Japan;Design Technology Development Center, Sharp Corporation, 2613-1, Ichinomoto, Tenri, Nara, 632-8567, Japan;Design Technology Development Center, Sharp Corporation, 2613-1, Ichinomoto, Tenri, Nara, 632-8567, Japan
Venue:
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Year:
2000

The layout synthesizer: an automatic Netlist-to-Layout system

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Automatic layout synthesis of leaf cells

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
A Hierarchical Technique for Minimum-Width Layout of Two-Dimensional CMOS Cells

VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications

Hi-index	0.00