Compiler-directed selection of dynamic memory layouts

  • Authors:
  • Mahmut Kandemir;Ismail Kadayif

  • Affiliations:
  • Microsystems Design Laboratory, Pennsylvania State University, University Park, PA;Microsystems Design Laboratory, Pennsylvania State University, University Park, PA

  • Venue:
  • Proceedings of the ninth international symposium on Hardware/software codesign
  • Year:
  • 2001

Quantified Score

Hi-index 0.00

Visualization

Abstract

Compiler technology is becoming a key component in the design of embedded systems, mostly due to increasing participation of software in the design process. Meeting system-level objectives usually requires flexible and retargetable compiler optimizations that can be ported across a wide variety of architectures. In particular, source-level compiler optimizations aiming at increasing locality of data accesses are expected to improve the quality of the generated code. Previous compiler-based approaches to improving locality have mainly focused on determining optimal memory layouts that remain in effect for the entire execution of an application. For large embedded codes, however, such static layouts may be insufficient to obtain acceptable performance. The selection of memory layouts that dynamically change over the course of a program's execution adds another dimension to data locality optimization. This paper presents a technique that can be used to automatically determine which layouts are most beneficial over specific regions of a program while taking into account the added overhead of dynamic (run time) layout changes. The results obtained using two benchmark codes show that such a dynamic approah brings significant benefits over a static state-of-the-art technique.