Teaching future verification engineers: the forgotten side of logic design

Authors:
Fusun Ozguner;Duane Marhefka;Joanne DeGroat;Bruce Wile;Jennifer Stofer;Lyle Hanrahan
Affiliations:
The Ohio State University, Department of Electrical Engineering;The Ohio State University, Department of Electrical Engineering;The Ohio State University, Department of Electrical Engineering;IBM Corporation;IBM Corporation;IBM Corporation
Venue:
Proceedings of the 38th annual Design Automation Conference
Year:
2001

Citing 1
Cited 1

Writing testbenches: functional verification of HDL models

Writing testbenches: functional verification of HDL models

A method for debugging of pipelined processors in formal verification by correspondence checking

Proceedings of the 2010 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes a senior/graduate level course in hardware logic verification being offered by The Ohio State University in cooperation with IBM. The need for the course is established through the growing importance of logic verification to users of custom logic designs. We discuss the short-term and long-term goals for the course, and describe the course content and format. The course relies heavily on lab projects to illustrate the main concepts. Three projects and a final project review are described.