Variable threshold CMOS (VTCMOS) in series connected circuits

Authors:
Takashi Inukai;Toshiro Hiramoto;Takayasu Sakurai
Affiliations:
Institute of Industrial Science, University of Tokyo, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan;Institute of Industrial Science, University of Tokyo, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan and VLSI Design and Education Center, University of Tokyo;Institute of Industrial Science, University of Tokyo, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan and Center for Collaborative Research, University of Tokyo
Venue:
ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Year:
2001

Citing 0
Cited 6

An ASIC design methodology with predictably low leakage, using leakage-immune standard cells

Proceedings of the 2003 international symposium on Low power electronics and design
VTCMOS characteristics and its optimum conditions predicted by a compact analytical model

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
A predictably low-leakage ASIC design style

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low power and high performance sram design using bank-based selective forward body bias

Proceedings of the 19th ACM Great Lakes symposium on VLSI
A Simultaneous Input Vector Control and Circuit Modification Technique to Reduce Leakage with Zero Delay Penalty

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A novel adaptive design methodology for minimum leakage power considering PVT variations on nanoscale VLSI systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract