FDRA: a software-pipelining algorithm for embedded VLIW processors

Authors:
Cagdas Akturan;Margarida F. Jacome
Affiliations:
Department of Electrical and Computer Engineering, The University of Texas at Austin, Tel: (512) 471-2051 Fax: (512) 471-5532, E-mail: akturan@ece.utexas.edu;Department of Electrical and Computer Engineering, The University of Texas at Austin, Tel: (512) 471-2051 Fax: (512) 471-5532, E-mail: jacome@ece.utexas.edu
Venue:
ISSS '00 Proceedings of the 13th international symposium on System synthesis
Year:
2000

Citing 9
Cited 3

Software pipelining: an effective scheduling technique for VLIW machines

PLDI '88 Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation
Loop optimization in register-transfer scheduling for DSP-systems

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Resource-Constrained Software Pipelining

IEEE Transactions on Parallel and Distributed Systems
Resource constrained dataflow retiming heuristics for VLIW ASIPs

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
An effective methodology for functional pipelining

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
A Systolic Array Optimizing Compiler

A Systolic Array Optimizing Compiler
Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing

MICRO 14 Proceedings of the 14th annual workshop on Microprogramming
Combinatorial Algorithms: Theory and Practice

Combinatorial Algorithms: Theory and Practice
Rotation scheduling: a loop pipelining algorithm

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

RS-FDRA: a register sensitive software pipelining algorithm for embedded VLIW processors

Proceedings of the ninth international symposium on Hardware/software codesign
CALiBeR: a software pipelining algorithm for clustered embedded VLIW processors

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Joint hardware-software leakage minimization approach for the register file of VLIW embedded architectures

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

The paper presents a novel software-pipelining algorithm suitable for optimizing compilers targeting embedded VLIW processors. The proposed algorithm is different from previous approaches in that it can effectively handle code size constraints along with latency and resource constraints. Experimental results are presented showing that FDRA's solutions to the "traditional" software-pipelining problem, which considers latency minimization under resource constraints only, have similar quality to those produced by the best state-of-the-art algorithms. Additionally, it is argued that FDRA's novel ability to explicitly consider code size constraints allows embedded system designers to explore performance vs. code size trade-offs, both unquestionably important figures of merit for embedded software.