Design and implementation of a scalable encryption processor with embedded variable DC/DC converter
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
Low-power channel coding via dynamic reconfiguration
ICASSP '99 Proceedings of the Acoustics, Speech, and Signal Processing, 1999. on 1999 IEEE International Conference - Volume 04
Reconfigurable platforms for ubiquitous computing
Proceedings of the 1st conference on Computing frontiers
A Game Theoretic Approach to Dynamic Energy Minimization in Wireless Transceivers
Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
A reconfigurable, power-efficient adaptive Viterbi decoder
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
Significant power reduction can be achieved by exploiting real-time variation in system characteristics while decoding convolutional codes.The approach proposed herein adaptively approximates Viterbi decoding by varying truncation length and pruning threshold of the T-algorithm while employing trace-back memory management. Adaptation is performed according to variations in signal-to-noise ratio, code rate, and maximum acceptable bit error rate.Potential energy reduction of 70 to 97.5% compared to Viterbi decoding is demonstrated.Superiority of adaptive T-algorithm decoding compared to fixed T-algorithm decoding is studied.General conclusions about when applications can particularly benefit from this approach are given.