Teaching digital logic design using a tape recorder simulator
SIGSMALL '90 Proceedings of the 1990 ACM SIGSMALL/PC symposium on Small systems
Semantics and verification of action diagrams with linear timing
ACM Transactions on Design Automation of Electronic Systems (TODAES)
On Deducing Timing Constraints in the Verification of Interfaces
Formal Methods in System Design
| Hi-index | 0.00 |