A symbolic simulation-based methodology for generating black-box timing models of custom macrocells

Authors:
Clayton B. McDonald;Randal E. Bryant
Affiliations:
Carnegie Mellon University;Carnegie Mellon University
Venue:
Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Year:
2001

Citing 4
Cited 1

Functional timing analysis for IP characterization

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Computing logic-stage delays using circuit simulation and symbolic elmore analysis

Proceedings of the 38th annual Design Automation Conference
Symbolic functional and timing verification of transistor-level circuits

Symbolic functional and timing verification of transistor-level circuits
CMOS circuit verification with symbolic switch-level timing simulation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Timing model extraction of hierarchical blocks by graph reduction

Proceedings of the 39th annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a methodology for generating black-box timing models for full-custom transistor-level CMOS circuits. Our approach utilizes transistor-level ternary symbolic timing simulation to explore the input arrival time space and determine the input arrival time windows that result in proper operation. This approach integrates symbolic timing simulation into existing static timing analysis flows and allows automated modelling of the timing behavior of aggressive full-custom circuit design styles.