Built-In Self-Test of a CMOS ALU

  • Authors:
  • E. Cerny;E. Aboulhamid;G. Bois;J. Cloutier

  • Affiliations:
  • -;-;-;-

  • Venue:
  • IEEE Design & Test
  • Year:
  • 1988

Quantified Score

Hi-index 0.00

Visualization

Abstract

A technique is proposed for implementing BIST (built-in self-test) in a CMOS arithmetic and logic unit (ALU). The approach covers single stuck-open faults and all functional faults that do not induce memory effects. The specific fault set covered by the test includes: (1) all single stuck-open faults on n and p transistors anywhere in the ALU (F1 faults); and (2) all functional faults that affect any single-bit slice of the (F2 faults), a functional fault being any fault that changes one combinational function into another. Functional faults in multiple slices are also detectable, as long as they do not generate identical responses in all even-numbered or odd-numbered ALU slices. With common techniques for test vector generation and response-verification, this BIST implementation provides higher fault coverage with only a small increase in surface area.