The use of design descriptions in automated diagnosis
Artificial Intelligence - Special volume on qualitative reasoning about physical systems
Design of VLSI circuits based on VENUS
Design of VLSI circuits based on VENUS
Design For Test Calculus: An algorithm for DFT rules checking
DAC '83 Proceedings of the 20th Design Automation Conference
A simulation-based protocol-driven scan test design rule checker
ITC'94 Proceedings of the 1994 international conference on Test
| Hi-index | 0.00 |
An automatic design-for-testability (DFT) rule checker that can be used during early design stages at the register-transfer level is described. The system uses expert-system technology to check the correspondence of a rule set to a register-transfer level description of the design. In addition, it runs quickly and interactively, supports hierarchical design by checking subcircuits and groups of subcircuits, and provides concrete references about possible rule violations in the circuit and advice on how to eliminate them. The system accepts arbitrary DFT rule sets as input and analyzes highly integrated circuits hierarchically. Its output provides the location of rule violations or, if there are no violations, DFT descriptions of the circuit and the analysis protocol.