The AT&T WE32200 Design Challenge

Authors:
Victor K. L. Huang;James W. Seery;William S. Wu;Saul K. Altabet;Michael J. Killian;Simeon Aymeloglu;Thaddeus J. Gabara;Aaron L. Fisher;Inseok S. Hwang;David W. Thompson
Affiliations:
-;-;-;-;-;-;-;-;-;-
Venue:
IEEE Micro
Year:
1989

Citing 3
Cited 0

Empirical evaluation of some features of instruction set processor architectures

Communications of the ACM
The operating system and language support features of the BELLMACTM-32 microprocessor.

ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems
A case study of VAX-11 instruction set usage for compiler execution

ASPLOS I Proceedings of the first international symposium on Architectural support for programming languages and operating systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The authors describe the performance features of the 32-bit WE32200 microprocessor and the approach they used to meet the performance goals. They then discuss the following: functional partitioning; the expanded register set; the extended instruction set; operating system support; addressing modes; arbitrary byte alignment; dynamic bus sizing; circuits; and timing and analysis.