The Associative Processor System CAPRA: Architecture and Applications

Authors:
K. E. Grosspietsch;Ralf Reetz
Affiliations:
-;-
Venue:
IEEE Micro
Year:
1992

Citing 7
Cited 1

LUCAS associative array processor: design, programming and application studies

LUCAS associative array processor: design, programming and application studies
Digital image processing (2nd ed.)

Digital image processing (2nd ed.)
Digital image processing

Digital image processing
Join processing in relational databases

ACM Computing Surveys (CSUR)
Introduction to VLSI Systems

Introduction to VLSI Systems
ASP: A Cost-Effective Parallel Microcomputer

IEEE Micro
Associative Processors and Memories: A Survey

IEEE Micro

Intelligent-Memory Architecture for Artificial Neural Networks

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract

The basic features of a content-addressable processor/register array (CAPRA) are discussed. The features are the inclusion of logic elements directly within the word cells or bit cells of memory, use of a maskable decoder to enable multiaccess to the memory and computing devices of the array, activity flags within the cells of the array to enable flexible definition of activity patterns, and integration of sensor elements for the direct parallel input of optical data. The architecture's potential applications in database support, basic numerical tasks, and image processing are discussed.