Intelligent-Memory Architecture for Artificial Neural Networks

Authors:
Jürgen Büddefeld;Karl E. Grosspietsch
Affiliations:
-;-
Venue:
IEEE Micro
Year:
2002

Citing 9
Cited 0

LUCAS associative array processor: design, programming and application studies

LUCAS associative array processor: design, programming and application studies
SYNAPSE: a neurocomputer that synthesizes neural algorithms on a parallel systolic engine

Journal of Parallel and Distributed Computing - Special issue on neural computing on massively parallel processing
VLSI Design of Neural Networks

VLSI Design of Neural Networks
VLSI for Artificial Intelligence

VLSI for Artificial Intelligence
Processing in Memory: The Terasys Massively Parallel PIM Array

Computer
Computational RAM: Implementing Processors in Memory

IEEE Design & Test
Associative Processors and Memories: A Survey

IEEE Micro
The Associative Processor System CAPRA: Architecture and Applications

IEEE Micro
A Case for Intelligent RAM

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract

Execution of artificial neural networks, especially for online pattern recognition, mainly depends on time-efficient execution of weighted sums. A new architecture achieves this goal, with a computation time superior to the time complexity of sequential von neumann machines. This architecture uses additional logic to extend the functionality of conventional ram. The authors discuss an implementation of this architecture that uses reconfigurable logic.