The connection machine
IEEE Micro
Computational ram: a memory-simd hybrid
Computational ram: a memory-simd hybrid
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
The architecture of the DIVA processing-in-memory chip
ICS '02 Proceedings of the 16th international conference on Supercomputing
Architectural Support for Data-intensive Applications
IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium
Memory Management in a PIM-Based Architecture
IMS '00 Revised Papers from the Second International Workshop on Intelligent Memory Systems
A Prototype Processing-In-Memory (PIM) Chip for the Data-Intensive Architecture (DIVA) System
Journal of VLSI Signal Processing Systems
ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
A Computational Memory Architecture for MPEG-4 Applications with Mobile Devices
Journal of VLSI Signal Processing Systems
Processing-in-memory technology for knowledge discovery algorithms
DaMoN '06 Proceedings of the 2nd international workshop on Data management on new hardware
A low-SER efficient core processor architecture for future technologies
Proceedings of the conference on Design, automation and test in Europe
A processor-in-memory architecture for multimedia compression
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
New approach to look-up-table design and memory-based realization of FIR digital filter
IEEE Transactions on Circuits and Systems Part I: Regular Papers
ACM SIGARCH Computer Architecture News
Design of a 3-D fully depleted SOI computational RAM
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
ARC'12 Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications
A new perspective on processing-in-memory architecture design
Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness
Scalable multi-access flash store for big data analytics
Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays
| Hi-index | 0.00 |
Computational RAM (C·RAM) is an integrated circuit that implements a "smart memory" whereby processing elements are integrated into the memory chip. C·RAM can function either as a conventional memory chip or as a SIMD computer. When used as a memory, C·RAM is competitive with conventional DRAM in terms of access time, packaging and cost. In fact, adding processing elements to DRAM adds only 3-20% in area and 10-25% in power consumption. When used as a SIMD computer, C·RAM can run suitable parallel applications thousands of times faster than a CPU. We argue that the key to successfully integrating processing power to memory is to use an architecture that preserves and exploits the features and characteristics of memory. If effective use is to be made of the internal memory bandwidth, then adding logic to memory is not simply a question of bolting together two existing designs.