Designing the MPC105 PCI Bridge/Memory Controller

Authors:
Karl Wang;Chris Bryant;Mike Carlson;Mike Elmer;Adrian Harris;Michael Garcia;C. S. Hui;C. K. Leung;Brian Reynolds;Raymond Tang;Laura Weber;Jim Wenzel;Glen Wilson;Mike Becker
Affiliations:
-;-;-;-;-;-;-;-;-;-;-;-;-;-
Venue:
IEEE Micro
Year:
1995

Citing 2
Cited 1

The PowerPC 604 RISC microprocessor

IEEE Micro
Designing the Power PC 60X Bus

IEEE Micro

A PCI bus simulation framework and some simulation results on PCI Standard 2.1 latency limitations

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

The design of a single chip PowerPC Reference Platform Specification compliant bridge between a PowerPC microprocessor and the PCI bus is described. The MPC105 PCI Bridge/Memory Controller allows system designers to rapidly design systems using peripherals already designed for PCI and the other standard interfaces available in the personal computer hardware environment. The MPC105 also integrates a secondary cache controller and a high performance memory controller which supports DRAM or SDRAM and ROM or Flash ROM. This article highlights the design features and discusses the architecture, performance, package technology, power management, and physical implementation.