The PowerPC 604 RISC microprocessor

Authors:
S. Peter Song;Marvin Denman;Joe Chang
Affiliations:
-;-;-
Venue:
IEEE Micro
Year:
1994

Citing 6
Cited 38

Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers

IEEE Transactions on Computers
Implementation of precise interrupts in pipelined processors

ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
The Metaflow Architecture

IEEE Micro
How Does Processor MHZ Relate to End-User Performance? Part I

IEEE Micro
How Does Processor MHz Relate to End-User Performance? Part 2

IEEE Micro
Designing the Power PC 60X Bus

IEEE Micro

Cache performance of fast-allocating programs

FPCA '95 Proceedings of the seventh international conference on Functional programming languages and computer architecture
Next cache line and set prediction

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
A system level perspective on branch architecture performance

Proceedings of the 28th annual international symposium on Microarchitecture
Area and performance tradeoffs in floating-point divide and square-root implementations

ACM Computing Surveys (CSUR)
Integrating a misprediction recovery cache (MRC) into a superscalar pipeline

Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture
Memory-system design considerations for dynamically-scheduled processors

Proceedings of the 24th annual international symposium on Computer architecture
Complexity-effective superscalar processors

Proceedings of the 24th annual international symposium on Computer architecture
Load execution latency reduction

ICS '98 Proceedings of the 12th international conference on Supercomputing
The block-based trace cache

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
Dynamic removal of redundant computations

ICS '99 Proceedings of the 13th international conference on Supercomputing
Completion time multiple branch prediction for enhancing trace cache performance

Proceedings of the 27th annual international symposium on Computer architecture
Asynchrony in parallel computing: from dataflow to multithreading

Progress in computer research
Asynchrony in parallel computing: from dataflow to multithreading

Progress in computer research
Bytecode fetch optimization for a Java interpreter

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Calibration of Microprocessor Performance Models

Computer
Designing the MPC105 PCI Bridge/Memory Controller

IEEE Micro
Superscalar Instruction Issue

IEEE Micro
The Design Space of Register Renaming Techniques

IEEE Micro
Mispredicted Path Cache Effects

Euro-Par '99 Proceedings of the 5th International Euro-Par Conference on Parallel Processing
Design of the PowerPC 604e microprocessor

COMPCON '96 Proceedings of the 41st IEEE International Computer Conference
Register File Design Considerations in Dynamically Scheduled Processors

HPCA '96 Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture
A Statistically Rigorous Approach for Improving Simulation Methodology

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
Timed Petri net models of multithreaded multiprocessor architectures

PNPM '97 Proceedings of the 6th International Workshop on Petri Nets and Performance Models
Caches versus object allocation

IWOOOS '96 Proceedings of the 5th International Workshop on Object Orientation in Operating Systems (IWOOOS '96)
Complexity-Effective Reorder Buffer Designs for Superscalar Processors

IEEE Transactions on Computers
Isolating Short-Lived Operands for Energy Reduction

IEEE Transactions on Computers
A scalable, clustered SMT processor for digital signal processing

MEDEA '03 Proceedings of the 2003 workshop on MEmory performance: DEaling with Applications , systems and architecture
Instruction packing: reducing power and delay of the dynamic scheduling logic

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Improving Computer Architecture Simulation Methodology by Adding Statistical Rigor

IEEE Transactions on Computers
Power-Efficient Wakeup Tag Broadcast

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
SATSim: a superscalar architecture trace simulator using interactive animation

WCAE '00 Proceedings of the 2000 workshop on Computer architecture education
Power-aware operand delivery

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Scalable Dynamic Instruction Scheduler through Wake-Up Spatial Locality

IEEE Transactions on Computers
High performance set associative translation lookaside buffers for low power microprocessors

Integration, the VLSI Journal
Reexecution and Selective Reuse in Checkpoint Processors

Transactions on High-Performance Embedded Architectures and Compilers II
SHA: a design for parallel architectures?

EUROCRYPT'97 Proceedings of the 16th annual international conference on Theory and application of cryptographic techniques
Evaluating the performance of space plasma simulations using FPGA's

VECPAR'02 Proceedings of the 5th international conference on High performance computing for computational science
Wake-up logic optimizations through selective match and wakeup range limitation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract

First Page of the Article