Evaluating the performance of space plasma simulations using FPGA's

Authors:
Ben Popoola;Paul Gough
Affiliations:
Space Science Center, University of Sussex, Falmer, Brighton, UK;Space Science Center, University of Sussex, Falmer, Brighton, UK
Venue:
VECPAR'02 Proceedings of the 5th international conference on High performance computing for computational science
Year:
2002

Citing 16
Cited 0

User-programmable gate arrays

IEEE Spectrum
MIPS RISC architecture

MIPS RISC architecture
Computer simulation using particles

Computer simulation using particles
What every computer scientist should know about floating-point arithmetic

ACM Computing Surveys (CSUR)
A code generation interface for ANSI C

Software—Practice & Experience
Reduced instruction set computers

Communications of the ACM - Special section on computer architecture
The emergence of the MPI message passing standard for parallel computing

Computer Standards & Interfaces
An Adaptation of the Fast Fourier Transform for Parallel Processing

Journal of the ACM (JACM)
The CRAY-1 computer system

Communications of the ACM - Special issue on computer architecture
High Performance Cluster Computing: Architectures and Systems

High Performance Cluster Computing: Architectures and Systems
A Retargetable C Compiler: Design and Implementation

A Retargetable C Compiler: Design and Implementation
The PowerPC 604 RISC microprocessor

IEEE Micro
The Alpha 21264 Microprocessor

IEEE Micro
The Chimaera reconfigurable functional unit

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Garp: a MIPS processor with a reconfigurable coprocessor

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Computer Organization and Design: The Hardware/Software Interface

Computer Organization and Design: The Hardware/Software Interface

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper analyses the performance of a custom compute machine, that performs electrostatic plasma simulations, using Field Programmable Gate Array's (FPGAs). Although FPGA's run at slower clock speeds than their off-the-shelf counterparts, the processing power lost in the reduced number of clock cycles per second is quickly recovered in the high degree of spatial parallelism that is achievable within the devices. We describe the development of the architecture of the machine and its support for the C-programming language via the use of a cross-compiler. Results are presented and a discussion is given on the constraints of FPGAs in particular and the hardware design process in general.