Superscalar Instruction Issue

Authors:
Dezsõ Sima
Affiliations:
-
Venue:
IEEE Micro
Year:
1997

Citing 26
Cited 6

An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors

IEEE Transactions on Computers
A unified vector/scalar floating-point architecture

ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
Dynamic Instruction Scheduling and the Astronautics ZS-1

Computer
Machine organization of the IBM RISC System/6000 processor

IBM Journal of Research and Development
The SuperSPARC microprocessor

COMPCON '92 Proceedings of the thirty-seventh international conference on COMPCON
Walks into the APL design space

APL '92 Proceedings of the international conference on APL
Design of the IBM Enterprise System/9000 high-end processor

IBM Journal of Research and Development
Instruction-level parallel processing: history, overview, and perspective

The Journal of Supercomputing - Special issue on instruction-level parallelism
The PowerPC 603 microprocessor

Communications of the ACM
Designing the TFP Microprocessor

IEEE Micro
Look-Ahead Processors

ACM Computing Surveys (CSUR)
Advanced Computer Architecture: Parallelism,Scalability,Programmability

Advanced Computer Architecture: Parallelism,Scalability,Programmability
Advanced Computer Architectures

Advanced Computer Architectures
Organization of the Motorola 88110 Superscalar RISC Microprocessor

IEEE Micro
Architecture of the Pentium Microprocessor

IEEE Micro
Performance Features of the PA7100 Microprocessor

IEEE Micro
The Gmicro/500 Superscalar Microprocessor with Branch Buffers

IEEE Micro
The Power PC 601 Microprocessor

IEEE Micro
The PowerPC 604 RISC microprocessor

IEEE Micro
The Superscalar Architecture of the MC68060

IEEE Micro
Superscalar Instruction Execution in the 21164 Alpha Microprocessor

IEEE Micro
UltraSPARC: the next generation superscalar 64-bit SPARC

COMPCON '95 Proceedings of the 40th IEEE Computer Society International Conference
Microarchitecture of HaL's CPU

COMPCON '95 Proceedings of the 40th IEEE Computer Society International Conference
The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor

COMPCON '95 Proceedings of the 40th IEEE Computer Society International Conference
A new PowerPC microprocessor for low power computing systems

COMPCON '95 Proceedings of the 40th IEEE Computer Society International Conference
Design of a Computer—The Control Data 6600

Design of a Computer—The Control Data 6600

Application of instruction analysis/scheduling techniques to resource allocation of superscalar processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
High-performance extendable instruction set computing

ACSAC '01 Proceedings of the 6th Australasian conference on Computer systems architecture
The Design Space of Register Renaming Techniques

IEEE Micro
Design of Instruction Stream Buffer with Trace Support for X86 Processors

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Characterizing asynchronous variable latencies through probability distribution functions

Microprocessors & Microsystems
Sim-async: an architectural simulator for asynchronous processor modeling using distribution functions

Euro-Par'06 Proceedings of the 12th international conference on Parallel Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

While providing a considerable potential for parallel execution, the performance of a superscalar microarchitecture depends heavily on the particular instruction issue scheme chosen. In this paper, we focus on the instruction issue task of superscalar processors. We first identify the design space of superscalar instruction issue by indicating important design aspects and associated design choices. Through the use of DS-trees we represent the design space in a concise graphical way. We also explore it by showing the design choices made in recent superscalar processors, highlighting the most frequently used issue schemes and prevailing trends.