The Gmicro/500 Superscalar Microprocessor with Branch Buffers

Authors:
Kunio Uchiyama;Fumio Arakawa;Susumu Narita;Hirokazu Aoki;Ikuya Kawasaki;Shigezumi Matsui;Mitsuyoshi Yamamoto;Norio Nakagawa;Ikuo Kudo
Affiliations:
-;-;-;-;-;-;-;-;-
Venue:
IEEE Micro
Year:
1993

Citing 4
Cited 2

Dhrystone: a synthetic systems programming benchmark

Communications of the ACM
Realization of Gmicro/200

IEEE Micro
The Gmicro/300 32-Bit Microprocessor

IEEE Micro
The Gmicro/100 32-Bit Microprocessor

IEEE Micro

Guest Editor's Introduction: Microelectronics in Japan

IEEE Micro
Superscalar Instruction Issue

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Gmicro/500, which features a RISC-like dual-pipeline structure for high-speed execution of basic instructions and represents a significant advance for the TRON architecture, is presented. Upwardly-object-compatible with earlier members of the Gmicro series, this microprocessor uses resident dedicated branch buffers to greatly enhance branch instruction execution speed. Its microprograms simultaneously use dual execution blocks to execute high-level language instructions effectively. Fabricated with a 0.6- mu m CMOS technology on a 10.9-mm*16-mm die, the chip operates at 50/66 MHz and achieves a processing rate of 100/132 MIPS.