The Metaflow Architecture

Authors:
Val Popescu;Merle Schultz;John Spracklen;Gary Gibson;Bruce Lightner;David Isaman
Affiliations:
-;-;-;-;-;-
Venue:
IEEE Micro
Year:
1991

Citing 8
Cited 14

Checkpoint repair for high-performance out-of-order execution machines

IEEE Transactions on Computers
Implementing Precise Interrupts in Pipelined Processors

IEEE Transactions on Computers
Available instruction-level parallelism for superscalar and superpipelined machines

ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
Analyzing computer architectures

Analyzing computer architectures
Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers

IEEE Transactions on Computers
The SPARC architecture manual: version 8

The SPARC architecture manual: version 8
Look-Ahead Processors

ACM Computing Surveys (CSUR)
Postpass Code Optimization of Pipeline Constraints

ACM Transactions on Programming Languages and Systems (TOPLAS)

Concurrency Extraction Via Hardware Methods Executing the Static Instruction Stream

IEEE Transactions on Computers
A comparison of three current superscalar designs

ACM SIGARCH Computer Architecture News
Extraction of massive instruction level parallelism

ACM SIGARCH Computer Architecture News
Enhanced superscalar hardware: the schedule table

Proceedings of the 1993 ACM/IEEE conference on Supercomputing
A fill-unit approach to multiple instruction issue

MICRO 27 Proceedings of the 27th annual international symposium on Microarchitecture
An Optimal Instruction Scheduler for Superscalar Processor

IEEE Transactions on Parallel and Distributed Systems
The 16-fold way: a microparallel taxonomy

MICRO 26 Proceedings of the 26th annual international symposium on Microarchitecture
Register renaming and dynamic speculation: an alternative approach

MICRO 26 Proceedings of the 26th annual international symposium on Microarchitecture
Modeled and Measured Instruction Fetching Performance for Superscalar Microprocessors

IEEE Transactions on Parallel and Distributed Systems
A dynamic scheduling logic for exploiting multiple functional units in single chip multithreaded architectures

Proceedings of the 1999 ACM symposium on Applied computing
Value-based clock gating and operation packing: dynamic strategies for improving processor power and performance

ACM Transactions on Computer Systems (TOCS)
The Counterflow Pipeline Processor Architecture

IEEE Design & Test
The PowerPC 604 RISC microprocessor

IEEE Micro
The Design Space of Register Renaming Techniques

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Metaflow architecture, a unified approach to maximizing the performance of superscalar microprocessors, is introduced. The Metaflow architecture exploits inherent instruction-level parallelism in conventional sequential programs by hardware means, without relying on optimizing compilers. It is based on a unified structure, the DRIS (deferred-scheduling, register-renaming instruction shelf), that manages out-of-order execution and most of the attendant problems. Coupling the DRIS with a speculative-execution mechanism that avoids conditional branch stalls results in performance limited only be inherent instruction-level parallelism and available execution resources. Although presented in the context of superscalar machines, the technique is equally applicable to a superpipelined implementation. Lightning, the first implementation of the Metaflow architecture, which executes the Sparc RISC instruction set is described.