Cache Memory Design for Internet Processors

  • Authors:
  • Tzi-cker Chiueh;Prashant Pradhan

  • Affiliations:
  • -;-

  • Venue:
  • IEEE Micro
  • Year:
  • 2000

Quantified Score

Hi-index 0.00

Visualization

Abstract

We evaluate a series of three progressively more aggressive routing-table cache designs and demonstrate that the incorporation of hardware caches into Internet processors, combined with efficient caching algorithms can significantly improve overall packet forwarding performance.