VLSI array processors
| Hi-index | 14.98 |
A method for maintaining causality within medium grained cellular based architectures is discussed. The strategy combines the benefits of data-driven communication with a hardware simplicity, latency and throughput rate approaching that of globally checked systolic arrays. It is shown that with this strategy higher throughput rates and lower latencies can be achieved by using slower processing elements.