Error Correcting Codes Over Z/sub 2(m/) for Algorithm-Based Fault Tolerance

Authors:
G. L. Feng;T. R. N. Rao;M. S. Kolluru
Affiliations:
-;-;-
Venue:
IEEE Transactions on Computers
Year:
1994

Citing 4
Cited 2

Bounds on Algorithm-Based Fault Tolerance in Multiple Processor Systems

IEEE Transactions on Computers - The MIT Press scientific computation series
Fault-Tolerant FFT Networks

IEEE Transactions on Computers
A Linear Algebraic Model of Algorithm-Based Fault Tolerance

IEEE Transactions on Computers
Error-control coding for computer systems

Error-control coding for computer systems

Nonprime Memory Systems and Error Correction in Address Translation

IEEE Transactions on Computers
Failure-Detecting Arithmetic Convolutional Codes and an Iterative Correcting Strategy

IEEE Transactions on Computers

Quantified Score

Hi-index	14.99

Visualization

Abstract

Algorithm-based fault tolerance is a scheme of low-cost error protection in real-time digital signal processing environments and other computation-intensive tasks. In this paper, a new method for encoding data is proposed and, furthermore, two kinds of error-correcting codes over Z/sub 2(m/), which can be used with fixed-point arithmetic in practical algorithm-based fault tolerant systems, are introduced.