Parallel 2-D Convolution on a Mesh Connected Array Processor
IEEE Transactions on Pattern Analysis and Machine Intelligence
IEEE Transactions on Pattern Analysis and Machine Intelligence - Special Issue on Industrial Machine Vision and Computer Vision Technology:8MPart
On the Communication Complexity of Generalized 2-D Convolution on Array Processors
IEEE Transactions on Computers
Mesh Computer Algorithms for Computational Geometry
IEEE Transactions on Computers
The connection machine
Meshes with reconfigurable buses
Proceedings of the fifth MIT conference on Advanced research in VLSI
The Massively Parallel Processor
The Massively Parallel Processor
Digital Picture Processing
LIPP - a SIMD multiprocessor architecture for image processing
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
Implementation of a SliM Array Processor
IPPS '96 Proceedings of the 10th International Parallel Processing Symposium
A Linear Array Parallel Image Processor: SliM-II
ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
Adaptive Parallel System as the High Performance Parallel Architecture
HPC-ASIA '97 Proceedings of the High-Performance Computing on the Information Superhighway, HPC-Asia '97
| Hi-index | 0.00 |
A mesh-connected single-input multiple-data (SIMD) architecture called a sliding memory plane (SliM) array processor is proposed. Differing from existing mesh-connected SIMD architectures, SliM has several salient features such as a sliding memory plane that provides inter-PE communication during computation. Two I/O planes provide an I/O overlapping capability. Thus, inter-PE communication and I/O overhead can be overlapped with computation. Inter-PE communication time is invisible in most image processing tasks because the computation time is larger than the communication time on SliM. The ability to overlap inter-PE communication with computation, regardless of window size and shape and without using a coprocessor or an on-chip DMA controller is unique to SliM.