The connection machine
Propagation in cellular arrays
Cellular logic image processing
Cellular logic image processing
Pyramidal systems for computer vision
A pyramidal approach to parallel processing
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
DAP—a distributed array processor
ISCA '73 Proceedings of the 1st annual symposium on Computer architecture
Occam Programming Manual
Computing the Hough Transform on a Scan Line Array Processor (Image Processing)
IEEE Transactions on Pattern Analysis and Machine Intelligence
Efficient parallelism using indirect addressing in SIMD processor arrays
Pattern Recognition Letters
Monolithic Architectures for Image Processing and Compression
IEEE Computer Graphics and Applications
PIPADS—a low cost real-time visualization tool
Proceedings of the 1993 ACM/IEEE conference on Supercomputing
SPAA '94 Proceedings of the sixth annual ACM symposium on Parallel algorithms and architectures
Efficient Image Processing Algorithms on the Scan Line Array Processor
IEEE Transactions on Pattern Analysis and Machine Intelligence
Design and Implementation of the PAPRICA Parallel Architecture
Journal of VLSI Signal Processing Systems
A vision-application adaptable computer concept and its implementation in FreeTIV computer
Parallel Computing - Parallel computing in image and video processing
A Sliding Memory Plane Array Processor
IEEE Transactions on Parallel and Distributed Systems
Allocating Precise Submeshes in Mesh Connected Systems
IEEE Transactions on Parallel and Distributed Systems
Implementation of a SliM Array Processor
IPPS '96 Proceedings of the 10th International Parallel Processing Symposium
A Linear Array Parallel Image Processor: SliM-II
ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
Processor autonomy and its effect on parallel program execution
FRONTIERS '96 Proceedings of the 6th Symposium on the Frontiers of Massively Parallel Computation
The impact of grain size on the efficiency of embedded SIMD image processing architectures
Journal of Parallel and Distributed Computing
An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems
Proceedings of the 32nd annual international symposium on Computer Architecture
An Integrated Memory Array Processor for Embedded Image Recognition Systems
IEEE Transactions on Computers
The spin-wave nanoscale reconfigurable mesh and the labeling problem
ACM Journal on Emerging Technologies in Computing Systems (JETC)
Towards vision application adaptable parallel computer
Integrated Computer-Aided Engineering
Parallel processing for image and video processing: Issues and challenges
Parallel Computing
Neural computing on a one dimensional SIMD array
IJCAI'89 Proceedings of the 11th international joint conference on Artificial intelligence - Volume 1
Reconfigurable Morphological Image Processing Accelerator for Video Object Segmentation
Journal of Signal Processing Systems
| Hi-index | 0.00 |
A description is given of the CLIP7 image-processing chip. The device is implemented as a custom designed integrated circuit and contains a single processing element for use in arrays of processors. The chip uses 16-bit internal and 8-bit external data buses and divides crudely into two major sections: data processing and data input/output. The first structure to be assembled using these processors is a 256-element linear array, each element incorporating two of the CLIP7 processors. This system, known as CLIP7A, is used both to study the application of partial local autonomy techniques to image processing and also as a fast and convenient system for the emulation of other architectures. CLIP7A software and hardware are also described.