Rounding Errors in Algebraic Processes
Rounding Errors in Algebraic Processes
IEEE Transactions on Pattern Analysis and Machine Intelligence - Special Issue on Industrial Machine Vision and Computer Vision Technology:8MPart
A bit-plane architecture for optical computing with two-dimensional symbolic substitution
ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
CSC '90 Proceedings of the 1990 ACM annual conference on Cooperation
Proceedings of the 1991 ACM/IEEE conference on Supercomputing
Processor autonomy on SIMD architectures
ICS '93 Proceedings of the 7th international conference on Supercomputing
PIPADS—a low cost real-time visualization tool
Proceedings of the 1993 ACM/IEEE conference on Supercomputing
Efficient Image Processing Algorithms on the Scan Line Array Processor
IEEE Transactions on Pattern Analysis and Machine Intelligence
Architecture of a massively parallel processor
25 years of the international symposia on Computer architecture (selected papers)
A new simulator workbench for comparing SIMD processing element architectures
ACM-SE 30 Proceedings of the 30th annual Southeast regional conference
Vertical Processing Systems: A Survey
IEEE Micro
The effect of VLSI on computer architecture
ACM SIGARCH Computer Architecture News
The Evolution of a Massively Parallel Vision System for Real-Time Automotive Image Processing
IPPS '96 Proceedings of the 10th International Parallel Processing Symposium
Parallel ray tracing on a chip
Practical parallel rendering
Architecture of a massively parallel processor
ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
On the application of Array Processors to symbol manipulation
SYMSAC '81 Proceedings of the fourth ACM symposium on Symbolic and algebraic computation
On characterization of catastrophic faults in two-dimensional VLSI arrays
Integration, the VLSI Journal
ACM SIGIR Forum
Array languages and the challenge of modern computer architecture
ACM SIGAPL APL Quote Quad
Characterization, testing and reconfiguration of faults in mesh networks
Integration, the VLSI Journal
A parallel processor algorithm for robot route planning
IJCAI'83 Proceedings of the Eighth international joint conference on Artificial intelligence - Volume 2
Vector Floating-Point Data Format
IEEE Transactions on Computers
Parallelism and Array Processing
IEEE Transactions on Computers
| Hi-index | 0.01 |
An array of very simple processing elements is described each with a local semiconductor store. The array may also be used as main storage. Bit-organisation gives great flexibility, including the minimisation of word length. Use of MSI and LSI is helped by the simplicity of the serial design. Using 15-bit fixed point, the theoretical performance of a 72 × 128 array is about 108 multiplications or 109 additions per second. Comparisons are made with other architectures. Meteorology is considered as an application. It is attractive to have the whole problem in the array storage.