A Computational Approach to Edge Detection
IEEE Transactions on Pattern Analysis and Machine Intelligence
Distance transformations in digital images
Computer Vision, Graphics, and Image Processing
IEEE Transactions on Pattern Analysis and Machine Intelligence - Special Issue on Industrial Machine Vision and Computer Vision Technology:8MPart
Efficient Image Processing Algorithms on the Scan Line Array Processor
IEEE Transactions on Pattern Analysis and Machine Intelligence
The image processing handbook (2nd ed.)
The image processing handbook (2nd ed.)
IEEE Transactions on Computers
HPCN Europe 1994 Proceedings of the nternational Conference and Exhibition on High-Performance Computing and Networking Volume II: Networking and Tools
A Parallelizing Method for Implementing Image Processing Tasks on SIMD Linear Processor Arrays
CAMP '97 Proceedings of the 1997 Computer Architectures for Machine Perception (CAMP '97)
Hierarchical architectures for computer vision
PDP '95 Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing
Overcoming the limitations of conventional vector processors
Proceedings of the 30th annual international symposium on Computer architecture
Fast Parallel FFT on a Reconfigurable Computation Platform
SBAC-PAD '03 Proceedings of the 15th Symposium on Computer Architecture and High Performance Computing
Evaluating the Imagine Stream Architecture
Proceedings of the 31st annual international symposium on Computer architecture
An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems
Proceedings of the 32nd annual international symposium on Computer Architecture
A low-cost mixed-mode parallel processor architecture for embedded systems
Proceedings of the 21st annual international conference on Supercomputing
Languages and Compilers for Parallel Computing
High Performance Hardware Architecture of Linear Filters for Intelligent Video Processing
PCM '08 Proceedings of the 9th Pacific Rim Conference on Multimedia: Advances in Multimedia Information Processing
A parallel histogram-based particle filter for object tracking on SIMD-based smart cameras
Computer Vision and Image Understanding
Hi-index | 14.98 |
Embedded processors for video image recognition in most cases not only need to address the conventional cost (die size and power) versus real-time performance issue, but must also maintain high flexibility due to the immense diversity of recognition targets, situations, and applications. This paper describes IMAP, a highly parallel SIMD linear processor and memory array architecture that addresses these trade-off requirements. By using parallel and systolic algorithmic techniques, but based on a simple linear array architecture, IMAP successfully exploits not only the straightforward per-image row data level parallelism (DLP), but also the inherent DLP of other memory access patterns frequently found in various image recognition tasks, while allowing programming to be done using an explicit parallel C language (1DC). We describe and evaluate IMAP-CE, one of the latest IMAP processors, integrating 128 100 MHz 8 bit 4-way VLIW PEs, 128 2 KByte RAMs, and one 16 bit RISC control processor onto a single chip. The PE instruction set is enhanced to support 1DC code. The die size of IMAP-CE is 11 \times 11 mm^{2} integrating 32.7 M transistors, while the power consumption is, on average, approximately 2 watts. IMAP-CE is evaluated mainly by comparing its performance while running 1DC code with that of a 2.4 GHz Intel P4 running optimized C code. Based on the use of parallelizing techniques, benchmark results show a speed increase of up to 20 times for image filter kernels and of 4 times for a full image recognition application.