Type architectures, shared memory, and the corollary of modest potential
Annual review of computer science vol. 1, 1986
Data optimization: allocation of arrays to reduce communication on SIMD machines
Journal of Parallel and Distributed Computing - Massively parallel computation
Strip mining on SIMD architectures
ICS '91 Proceedings of the 5th international conference on Supercomputing
SIMD machines: do they have a significant future?
ACM SIGARCH Computer Architecture News
A Language for Array and Vector Processors
ACM Transactions on Programming Languages and Systems (TOPLAS)
Glypnir—a programming language for Illiac IV
Communications of the ACM
Optimizing compilers for modern architectures: a dependence-based approach
Optimizing compilers for modern architectures: a dependence-based approach
CFD — A FORTRAN-like language for the ILLIAC IV
Proceedings of the conference on Programming languages and compilers for parallel and vector machines
Region-based register allocation for epic architectures
Region-based register allocation for epic architectures
Accelerator: using data parallelism to program GPUs for general-purpose uses
Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Sequoia: programming the memory hierarchy
Proceedings of the 2006 ACM/IEEE conference on Supercomputing
Sequoia: programming the memory hierarchy
Proceedings of the 2006 ACM/IEEE conference on Supercomputing
The rise and fall of High Performance Fortran: an historical object lesson
Proceedings of the third ACM SIGPLAN conference on History of programming languages
The design and development of ZPL
Proceedings of the third ACM SIGPLAN conference on History of programming languages
An Integrated Memory Array Processor for Embedded Image Recognition Systems
IEEE Transactions on Computers
IEEE Transactions on Computers
Exploiting Loop-Level Parallelism for SIMD Arrays Using OpenMP
IWOMP '07 Proceedings of the 3rd international workshop on OpenMP: A Practical Programming Model for the Multi-Core Era
The Conception and Development of Parallel Processors: A Personal Memoir
IEEE Annals of the History of Computing
Delayed side-effects ease multi-core programming
Euro-Par'07 Proceedings of the 13th international Euro-Par conference on Parallel Processing
Offload – automating code migration to heterogeneous multicore systems
HiPEAC'10 Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers
| Hi-index | 0.00 |
Massively parallel SIMD array architectures are making their way into embedded processors. In these architectures, a number of identical processing elements having small private storage and using asynchronous I/O for accessing large shared memory executes the same instruction in lockstep.In this paper, we outline a simple extension to the C language, called Cn, used for programming a commercial SIMD array architecture. The design of Cnis based on the concept of the SIMD array type architecture and revisits first principles of designing efficient and portable parallel programming languages. Cnhas a low level of abstraction and can also be seen as an intermediate language in the compilation from higher level parallel languages to machine code.