MONTAGNE: An FPL for Synchronous and Asynchronous Circuits

Authors:
Scott Hauck;Gaetano Borriello;Steven M. Burns;Carl Ebeling
Affiliations:
-;-;-;-
Venue:
Selected papers from the Second International Workshop on Field-Programmable Logic and Applications, Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping
Year:
1992

Building Asynchronous Circuits with JBits

FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
A clocking technique for FPGA pipelined designs

Journal of Systems Architecture: the EUROMICRO Journal
Automated synthesis for asynchronous FPGAs

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
A novel clock generation scheme for globally asynchronous locally synchronous systems: an FPGA-validated approach

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI

Hi-index	0.00