Accurate and efficient layout-to-circuit extraction for high-speed MOS and bipolar/BiCMOS integrated circuits

Authors:
Frederik Beeftink;A. J. Van Genderen;N. P. Van Der Meijs
Affiliations:
-;-;-
Venue:
ICCD '95 Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors
Year:
1995

Citing 0
Cited 3

Global wires: harmful?

ISPD '98 Proceedings of the 1998 international symposium on Physical design
Planning for performance

DAC '98 Proceedings of the 35th annual Design Automation Conference
Technology independent arbitrary device extractor

GLSVLSI '00 Proceedings of the 10th Great Lakes symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we describe how we have exploited the advantages of various methods for device recognition and modeling in a layout-to-circuit extractor, called Space. Hence, we have obtained a program that, for different technologies, can quickly translate a large layout into an equivalent network. The network includes layout parasitics of the interconnects and can directly be simulated by various simulation packages, such as Spice. The efficiency and accuracy of the extractor are confirmed by experimental results and enable a fast and reliable layout verification for both MOS and bipolar/BiCMOS technologies.