A graph coloring based approach for self-checking logic circuit design
ATS '95 Proceedings of the 4th Asian Test Symposium
A low-cost concurrent error detection technique for processor control logic
Proceedings of the conference on Design, automation and test in Europe
RSYN: a system for automated synthesis of reliable multilevel circuits
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |