An Automaton Model for Scheduling Constraints in Synchronous Machines
IEEE Transactions on Computers
Automated Correctness Condition Generation for Formal Verification ofSynthesized RTL Designs
Formal Methods in System Design - Special issue on formal methods for computer-added design
Codesign of Communication Protocols
Computer
Hi-index | 0.00 |