SSS (Simple Serial Synchronized)-MIN: A Novel Multi Stage Interconnection Architecture for Multiprocessors

  • Authors:
  • Hideharu Amano;Luo Zhou;Kalidou Gaye

  • Affiliations:
  • -;-;-

  • Venue:
  • Proceedings of the IFIP 12th World Computer Congress on Algorithms, Software, Architecture - Information Processing '92, Volume 1 - Volume I
  • Year:
  • 1992

Quantified Score

Hi-index 0.00

Visualization

Abstract