Performance evaluation of static and dynamic memory systems on the Cray-2

Authors:
D. A. Calahan
Affiliations:
Univ. of Michigan, Ann Arbor, MI
Venue:
ICS '88 Proceedings of the 2nd international conference on Supercomputing
Year:
1988

Citing 2
Cited 5

On the effective bandwidth of interleaved memories in vector processor systems

IEEE Transactions on Computers
Vector Computer Memory Bank Contention

IEEE Transactions on Computers

On communication latency in PRAM computations

SPAA '89 Proceedings of the first annual ACM symposium on Parallel algorithms and architectures
Behavioral characterization of multiprocessor memory systems: a case study

SIGMETRICS '89 Proceedings of the 1989 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Experimentally Characterizing the Behavior of Multiprocessor Memory Systems: A Case Study

IEEE Transactions on Software Engineering
The effectiveness of caches for vector processors

ICS '94 Proceedings of the 8th international conference on Supercomputing
Data transformations for eliminating conflict misses

PLDI '98 Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation

Quantified Score

Hi-index	0.01

Visualization

Abstract

A performance study is made of dynamic and static memory versions of the CRAY-2. This includes comparative kernel-level performance as well as direct measurement of memory accessing delays. A “black-box” memory accessing model is proposed and the results of preliminary tests on this model are given. Open questions in relating memory characteristics and code performance are reviewed.