Formal verification of behavioral VHDL specifications: a case study
EURO-DAC '94 Proceedings of the conference on European design automation
A symbolic modelling approach for the formal verification of integrated mixed-mode systems
DCC'96 Proceedings of the 3rd international conference on Designing Correct Circuits
Hi-index | 0.00 |