Formal verification of behavioral VHDL specifications: a case study

Authors:
Félix Nicoli;Laurence Pierre
Affiliations:
LIM - URA CNRS 1787, Université de Provence, 3, Place Victor Hugo, 13331 Marseille cedex 3, France;LIM - URA CNRS 1787, Université de Provence, 3, Place Victor Hugo, 13331 Marseille cedex 3, France
Venue:
EURO-DAC '94 Proceedings of the conference on European design automation
Year:
1994

Citing 10
Cited 0

Formal Verification of Hardware Correctness: Introduction and Survey of Current Research

Computer
A computational logic handbook

A computational logic handbook
The verification of a bit-slice ALU

Proceedings of the Mathematical Sciences Institute workshop on Hardware specification, verification and synthesis: mathematical aspects
Computers proofs in group theory

Journal of Automated Reasoning
Generalization in the presence of free variables: a mechanically-checked correctness proof for one algorithm

Journal of Automated Reasoning
A new model for improving symbolic product machine traversal

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
A mechanical proof of quadratic reciprocity

Journal of Automated Reasoning
Formal Verification of VHDL Descriptions in the Prevail Environment

IEEE Design & Test
A Description Methodology for Parameterized Modules in the Boyer-Moore Logic

Proceedings of the IFIP TC10/WG 10.2 International Conference on Theorem Provers in Circuit Design: Theory, Practice and Experience
Correct interactive transformational synthesis of DSP hardware

EURO-DAC '91 Proceedings of the conference on European design automation

Quantified Score

Hi-index	0.00

Visualization

Abstract