The verification of a bit-slice ALU

Authors:
Warren A. Hunt, Jr.;Bishop C. Brock
Affiliations:
-;-
Venue:
Proceedings of the Mathematical Sciences Institute workshop on Hardware specification, verification and synthesis: mathematical aspects
Year:
1990

Citing 0
Cited 3

Formal verification of behavioral VHDL specifications: a case study

EURO-DAC '94 Proceedings of the conference on European design automation
Mechanical Verification of Adder Circuits using Rewrite RuleLaboratory

Formal Methods in System Design
Correctness proofs of parameterized hardware modules in the CATHEDRAL-II synthesis environment

EURO-DAC '90 Proceedings of the conference on European design automation

Quantified Score

Hi-index	0.00

Visualization

Abstract