Correct interactive transformational synthesis of DSP hardware

Authors:
F. P. Burns;D. J. Kinniment;A. M. Koelmans
Affiliations:
University of Newcastle upon Tyne, United Kingdom;University of Newcastle upon Tyne, United Kingdom;University of Newcastle upon Tyne, United Kingdom
Venue:
EURO-DAC '91 Proceedings of the conference on European design automation
Year:
1991

Citing 5
Cited 1

A computational logic handbook

A computational logic handbook
ACE: a hierarchical graphical interface for architectual synthesis

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Behavior-preserving transformations for high-level synthesis

Proceedings of the Mathematical Sciences Institute workshop on Hardware specification, verification and synthesis: mathematical aspects
Tutorial on high-level synthesis

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Fm8501: a verified microprocessor (theorem-proving, computers, design)

Fm8501: a verified microprocessor (theorem-proving, computers, design)

Formal verification of behavioral VHDL specifications: a case study

EURO-DAC '94 Proceedings of the conference on European design automation

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a new interactive tool for the guided synthesis of digital signal processing hardware. The tool is driven from a HDL. It will suggest different ways of implementing different architectures for the same specification, maintaining the correctness of implementations during the design process. The tool will automatically generate input for the Boyer Moore theorem prover from the HDL specification in order to verify the correctness of the implementations.