Verification of Automotive Control Units

Authors:
Tom Bienmüller;Jürgen Bohn;Henning Brinkmann;Udo Brockmeyer;Werner Damm;Hardi Hungar;Peter Jansen
Affiliations:
-;-;-;-;-;-;-
Venue:
Correct System Design, Recent Insight and Advances, (to Hans Langmaack on the occasion of his retirement from his professorship at the University of Kiel)
Year:
1999

Citing 11
Cited 3

Symbolic Boolean manipulation with ordered binary-decision diagrams

ACM Computing Surveys (CSUR)
Model checking and abstraction

ACM Transactions on Programming Languages and Systems (TOPLAS)
Specification and verification of VHDL-based system-level hardware designs

Specification and validation methods
Formal verification in a commercial setting

DAC '97 Proceedings of the 34th annual Design Automation Conference
An axiomatic basis for computer programming

Communications of the ACM
Expressing interesting properties of programs in propositional temporal logic

POPL '86 Proceedings of the 13th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
Symbolic Model Checking

Symbolic Model Checking
Automatic verification of finite state concurrent system using temporal logic specifications: a practical approach

POPL '83 Proceedings of the 10th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
What if model checking must be truly symbolic

CHARME '95 Proceedings of the IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
First-Order-CTL Model Checking

Proceedings of the 18th Conference on Foundations of Software Technology and Theoretical Computer Science
Property Preserving Simulations

CAV '92 Proceedings of the Fourth International Workshop on Computer Aided Verification

Guaranteed termination in the verification of LTL properties of non-linear robust discrete time hybrid systems

ATVA'05 Proceedings of the Third international conference on Automated Technology for Verification and Analysis
Verifying statemate statecharts using CSP and FDR

ICFEM'06 Proceedings of the 8th international conference on Formal Methods and Software Engineering
Automatic verification of hybrid systems with large discrete state space

ATVA'06 Proceedings of the 4th international conference on Automated Technology for Verification and Analysis

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the applications of model-checking based verification tools to specification models of automative control units. It firstly discusses the current state of a tool set which copes with discrete controllers described in STATEMATE, and then reports on proposed extentions currently under development to deal with hybrid ones which involve continuous values, too. First results based on an extension of abstraction techniques to verify such units are reported.