Caches with Compositional Performance

Authors:
Henk L. Muller;Dan Page;James Irwin;David May
Affiliations:
-;-;-;-
Venue:
Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS
Year:
2002

Citing 8
Cited 5

on Parallel MIMD computation: HEP supercomputer and its applications

on Parallel MIMD computation: HEP supercomputer and its applications
T: a multithreaded massively parallel architecture

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
Stride directed prefetching in scalar processors

MICRO 25 Proceedings of the 25th annual international symposium on Microarchitecture
Compiler support for software-based cache partitioning

LCTES '95 Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Impulse: Building a Smarter Memory Controller

HPCA '99 Proceedings of the 5th International Symposium on High Performance Computer Architecture
Compiler-Controlled Cache Mapping Rules

Compiler-Controlled Cache Mapping Rules
A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main Memory

IEEE Transactions on Software Engineering

Compositional Memory Systems for Data Intensive Applications

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Compositional Memory Systems for Multimedia Communicating Tasks

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Compositional, efficient caches for a chip multi-processor

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Compositional, dynamic cache management for embedded chip multiprocessors

Proceedings of the conference on Design, automation and test in Europe
Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

One of the challenges in designing systems is adopting a design method with compositional properties. Compositional functionality guarantees that two components that each perform a task can be integrated without affecting the semantics of either task. Compositional performance means that two components can be integrated so that the timing of neither components changes. In this paper we describe the hardware and software needed in order to build cache memories that have those compositional properties. This partitioned cache allows the system designer to design individual components of an application program in the knowledge that cache performance is fully deterministic; ie. integrating these components will not affect the performance of any component.