MorphoSys: A Coarse Grain Reconfigurable Architecture for Multimedia Applications (Research Note)

Authors:
Hooman Parizi;Afshin Niktash;Nader Bagherzadeh;Fadi J. Kurdahi
Affiliations:
-;-;-;-
Venue:
Euro-Par '02 Proceedings of the 8th International Euro-Par Conference on Parallel Processing
Year:
2002

Citing 5
Cited 0

Design and implementation of the “Tiny RISC” microprocessor

Microprocessors & Microsystems
PipeRench: a co/processor for streaming multimedia acceleration

ISCA '99 Proceedings of the 26th annual international symposium on Computer architecture
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
The Garp Architecture and C Compiler

Computer
The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract

MorphoSys is a reconfigurable architecture for computation intensive applications. It combines both coarse grain and fine grain reconfiguration techniques to optimize hardware, based on the application domain. M2, the current implementation, is developed as an IP core. It is synthesized based on the TSMC 0.13 micron technology. Experimental results show that for multimedia applications MorphoSys has a performance comparable to ASICs with the added benefit of being able to be reconfigured for different applications in one clock cycle.