The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

Authors:
Michael Bedford Taylor;Jason Kim;Jason Miller;David Wentzlaff;Fae Ghodrat;Ben Greenwald;Henry Hoffman;Paul Johnson;Jae-Wook Lee;Walter Lee;Albert Ma;Arvind Saraf;Mark Seneski;Nathan Shnidman;Volker Strumpen;Matt Frank;Saman Amarasinghe;Anant Agarwal
Affiliations:
-;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-;-
Venue:
IEEE Micro
Year:
2002

Citing 7
Cited 218

The warp computer: Architecture, implementation, and performance

IEEE Transactions on Computers
NuMesh: an architecture optimized for scheduled communication

The Journal of Supercomputing - Special issue on parallel and distributed processing
iWarp: anatomy of a parallel computing system

iWarp: anatomy of a parallel computing system
Space-time scheduling of instruction-level parallelism on a raw machine

Proceedings of the eighth international conference on Architectural support for programming languages and operating systems
A VLSI Architecture for Concurrent Data Structures

A VLSI Architecture for Concurrent Data Structures
Baring It All to Software: Raw Machines

Computer
Integrated shared-memory and message-passing communication in the alewife multiprocessor

Integrated shared-memory and message-passing communication in the alewife multiprocessor

The oxygen H21 handheld

ACM SIGARCH Computer Architecture News
A stream compiler for communication-exposed architectures

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Instruction generation for hybrid reconfigurable systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers

IEEE Micro
MorphoSys: A Coarse Grain Reconfigurable Architecture for Multimedia Applications (Research Note)

Euro-Par '02 Proceedings of the 8th International Euro-Par Conference on Parallel Processing
Design Tools for Application Specific Embedded Processors

EMSOFT '02 Proceedings of the Second International Conference on Embedded Software
A hierarchical modeling framework for on-chip communication architectures

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Convergent scheduling

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Linear analysis and optimization of stream programs

PLDI '03 Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation
PowerHerd: dynamic satisfaction of peak power constraints in interconnection networks

ICS '03 Proceedings of the 17th annual international conference on Supercomputing
SNAP: A Sensor-Network Asynchronous Processor

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
Will networks on chip close the productivity gap?

Networks on chip
A parallel computer as a NOC region

Networks on chip
A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems

The Journal of Supercomputing
A fast parallel reed-solomon decoder on a reconfigurable architecture

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Universal Mechanisms for Data-Parallel Architectures

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Power-driven Design of Router Microarchitectures in On-chip Networks

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
Using a Communication Architecture Specification in an Application-Driven Retargetable Prototyping Platform for Multiprocessing

Proceedings of the conference on Design, automation and test in Europe - Volume 2
MaRS: a macro-pipelined reconfigurable system

Proceedings of the 1st conference on Computing frontiers
Emerging software frameworks for exploiting Polymorphous Computing Architectures

OOPSLA '02 Companion of the 17th annual ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications
Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor

Proceedings of the 31st annual international symposium on Computer architecture
Low-Latency Virtual-Channel Routers for On-Chip Networks

Proceedings of the 31st annual international symposium on Computer architecture
Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams

Proceedings of the 31st annual international symposium on Computer architecture
Brook for GPUs: stream computing on graphics hardware

ACM SIGGRAPH 2004 Papers
Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
A scalable, clustered SMT processor for digital signal processing

MEDEA '03 Proceedings of the 2003 workshop on MEmory performance: DEaling with Applications , systems and architecture
Scalar Operand Networks

IEEE Transactions on Parallel and Distributed Systems
An Application Analysis Framework For Polymorphic Chip Multiprocessors

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01
An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Buffer-Architecture Exploration for Routers in a Hierarchical Network-on-Chip

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Data structure repair using goal-directed reasoning

Proceedings of the 27th international conference on Software engineering
Complementing software pipelining with software thread integration

LCTES '05 Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks

Proceedings of the 32nd annual international symposium on Computer Architecture
A reconfigurable architecture for load-balanced rendering

Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware
Deep Jam: Conversion of Coarse-Grain Parallelism to Instruction-Level and Vector Parallelism for Irregular Applications

Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques
Temperature-Sensitive Loop Parallelization for Chip Multiprocessors

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Stream Programming on General-Purpose Processors

Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture
LU-GPU: Efficient Algorithms for Solving Dense Linear Systems on Graphics Hardware

SC '05 Proceedings of the 2005 ACM/IEEE conference on Supercomputing
Performance characteristics of MAUI: an intelligent memory system architecture

Proceedings of the 2005 workshop on Memory system performance
Temperature-Aware On-Chip Networks

IEEE Micro
Constructing Virtual Architectures on a Tiled Processor

Proceedings of the International Symposium on Code Generation and Optimization
Data and Computation Transformations for Brook Streaming Applications on Multiprocessors

Proceedings of the International Symposium on Code Generation and Optimization
Compiler-directed Data Partitioning for Multicluster Processors

Proceedings of the International Symposium on Code Generation and Optimization
Tile size selection for low-power tile-based architectures

Proceedings of the 3rd conference on Computing frontiers
An automated technique for topology and route generation of application specific on-chip interconnection networks

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Deadlock-free routing and component placement for irregular mesh-based networks-on-chip

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
A low complexity heuristic for design of custom network-on-chip architectures

Proceedings of the conference on Design, automation and test in Europe: Proceedings
A survey of research and practices of Network-on-chip

ACM Computing Surveys (CSUR)
A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks

Proceedings of the 33rd annual international symposium on Computer Architecture
Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery

Proceedings of the 43rd annual Design Automation Conference
Linear-programming-based techniques for synthesis of network-on-chip architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A design methodology for application-specific networks-on-chip

ACM Transactions on Embedded Computing Systems (TECS)
Reducing control overhead in dataflow architectures

Proceedings of the 15th international conference on Parallel architectures and compilation techniques
Exploiting coarse-grained task, data, and pipeline parallelism in stream programs

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Software-based instruction caching for embedded processors

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
SHAPES:: a tiled scalable software hardware architecture platform for embedded systems

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures

CASES '06 Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems
Design tradeoffs for tiled CMP on-chip networks

Proceedings of the 20th annual international conference on Supercomputing
A hierarchical modeling framework for on-chip communication architectures of multiprocessing SoCs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Support for High-Frequency Streaming in CMPs

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
In-Network Cache Coherence

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Hybrid multi-core architecture for boosting single-threaded performance

ACM SIGARCH Computer Architecture News
Advanced hardware/software co-design on reconfigurable network-on-chip based hyper-platforms

Computers and Electrical Engineering
Goal-Directed Reasoning for Specification-Based Data Structure Repair

IEEE Transactions on Software Engineering
A 64-bit stream processor architecture for scientific applications

Proceedings of the 34th annual international symposium on Computer architecture
Profile-driven energy reduction in network-on-chips

Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation
On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Solutions for Real Chip Implementation Issues of NoC and Their Application to Memory-Centric NoC

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Implications of Rent's Rule for NoC Design and Its Fault-Tolerance

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Executing irregular scientific applications on stream architectures

Proceedings of the 21st annual international conference on Supercomputing
Layered switching for networks on chip

Proceedings of the 44th annual Design Automation Conference
RoSA: a reconfigurable stream-based architecture

Proceedings of the 20th annual conference on Integrated circuits and systems design
A consistent design methodology for wireless embedded systems

EURASIP Journal on Applied Signal Processing
A predictive NoC architecture for vision systems dedicated to image analysis

EURASIP Journal on Embedded Systems
Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCs

CASES '07 Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems
Mapping streaming architectures on reconfigurable platforms

ACM SIGARCH Computer Architecture News - Special issue on the 2006 reconfigurable and adaptive architecture workshop
Synchronization through Communication in a Massively Parallel Processor Array

IEEE Micro
A 5-GHz Mesh Interconnect for a Teraflops Processor

IEEE Micro
Challenges and Promising Results in NoC Prototyping Using FPGAs

IEEE Micro
Frame shared memory: line-rate networking on commodity hardware

Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems
Data locality enhancement for CMPs

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Equalized interconnects for on-chip networks: modeling and optimization framework

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
High performance dense linear algebra on a spatially distributed processor

Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming
Streamware: programming general-purpose multicore processors using streams

Proceedings of the 13th international conference on Architectural support for programming languages and operating systems
Modulo scheduling for highly customized datapaths to increase hardware reusability

Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization
Application-specific network-on-chip architecture synthesis based on set partitions and Steiner trees

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Trends toward on-chip networked microsystems

International Journal of High Performance Computing and Networking
The revolution inside the box

Communications of the ACM - Web science
Advances in c-based parallel design of MP-SOCs

SMO'06 Proceedings of the 6th WSEAS International Conference on Simulation, Modelling and Optimization
Software-directed combined cpu/link voltage scaling fornoc-based cmps

SIGMETRICS '08 Proceedings of the 2008 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Orchestrating the execution of stream programs on multicore platforms

Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation
Optimizing scientific application loops on stream processors

Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems
A distributed, simultaneously multi-threaded (SMT) processor with clustered scheduling windows for scalable DSP performance

Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
Performance and accuracy of hardware-oriented native-, emulated-and mixed-precision solvers in FEM simulations

International Journal of Parallel, Emergent and Distributed Systems
A Lightweight Fault-Tolerant Mechanism for Network-on-Chip

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Statistical Approach to NoC Design

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
A stream chip-multiprocessor for bioinformatics

ACM SIGARCH Computer Architecture News
An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures

The Journal of Supercomputing
Multicast parallel pipeline router architecture for network-on-chip

Proceedings of the conference on Design, automation and test in Europe
Predictable programming on a precision timed architecture

CASES '08 Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems
Exploiting loop-dependent stream reuse for stream processors

Proceedings of the 17th international conference on Parallel architectures and compilation techniques
Edge-centric modulo scheduling for coarse-grained reconfigurable architectures

Proceedings of the 17th international conference on Parallel architectures and compilation techniques
FPGA Architecture: Survey and Challenges

Foundations and Trends in Electronic Design Automation
Using GPUs to improve multigrid solver performance on a cluster

International Journal of Computational Science and Engineering
Matrix-based streamization approach for improving locality and parallelism on FT64 stream processor

The Journal of Supercomputing
Comparability graph coloring for optimizing utilization of stream register files in stream processors

Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming
Using Application Bisection Bandwidth to Guide Tile Size Selection for the Synchroscalar Tile-Based Architecture

Transactions on High-Performance Embedded Architectures and Compilers I
Analytic modeling of network processors for parallel workload mapping

ACM Transactions on Embedded Computing Systems (TECS)
Synergistic execution of stream programs on multicores with accelerators

Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Synthesis of predictable networks-on-chip-based interconnect architectures for chip multiprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A domain-specific approach for software development on Manycore platforms

ACM SIGARCH Computer Architecture News
What the parallel-processing community has (failed) to offer the multi/many-core generation

Journal of Parallel and Distributed Computing
Networks-on-chip based on dynamic wormhole packet identity mapping management

VLSI Design
PLUG: flexible lookup modules for rapid deployment of new protocols in high-speed routers

Proceedings of the ACM SIGCOMM 2009 conference on Data communication
REDEFINE: Runtime reconfigurable polymorphic ASIC

ACM Transactions on Embedded Computing Systems (TECS)
A GALS many-core heterogeneous DSP platform with source-synchronous on-chip interconnection network

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
SRF coloring: stream register file allocation via graph coloring

Journal of Computer Science and Technology
An Efficient Lightweight Shared Cache Design for Chip Multiprocessors

APPT '09 Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies
REPAS: Reliable Execution for Parallel ApplicationS in Tiled-CMPs

Euro-Par '09 Proceedings of the 15th International Euro-Par Conference on Parallel Processing
High Performance Matrix Multiplication on Many Cores

Euro-Par '09 Proceedings of the 15th International Euro-Par Conference on Parallel Processing
CGRA express: accelerating execution using dynamic operation fusion

CASES '09 Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems
Custom networks-on-chip architectures with multicast routing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A networks-on-chip architecture design space exploration - The LIB

Computers and Electrical Engineering
Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
SmartCell: an energy efficient coarse-grained reconfigurable architecture for stream-based applications

EURASIP Journal on Embedded Systems
Using a configurable processor generator for computer architecture prototyping

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Hierarchical agent monitoring design approach towards self-aware parallel systems-on-chip

ACM Transactions on Embedded Computing Systems (TECS)
FleXilicon architecture and its VLSI implementation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Routing in self-organizing nano-scale irregular networks

ACM Journal on Emerging Technologies in Computing Systems (JETC)
An analytical model to exploit memory task scheduling

Proceedings of the 2010 Workshop on Interaction between Compilers and Computer Architecture
Compiling for reconfigurable computing: A survey

ACM Computing Surveys (CSUR)
A scalable organization for distributed directories

Journal of Systems Architecture: the EUROMICRO Journal
Efficient message management in tiled CMP architectures using a heterogeneous interconnection network

HiPC'07 Proceedings of the 14th international conference on High performance computing
rMPI: message passing on multicore processors with on-chip interconnect

HiPEAC'08 Proceedings of the 3rd international conference on High performance embedded architectures and compilers
Self-aware memory: managing distributed memory in an autonomous multi-master environment

ARCS'08 Proceedings of the 21st international conference on Architecture of computing systems
Fault-tolerant cache coherence protocols for CMPs: evaluation and trade-offs

HiPC'08 Proceedings of the 15th international conference on High performance computing
Modeling NoC traffic locality and energy consumption with rent's communication probability distribution

Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction
Manycore performance analysis using timed configuration graphs

SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
CA-MPSoC: An automated design flow for predictable multi-processor architectures for multiple applications

Journal of Systems Architecture: the EUROMICRO Journal
A 128 x 128 x 24Gb/s Crossbar Interconnecting 128 Tiles in a Single Hop and Occupying 6% of Their Area

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
A reconfigurable source-synchronous on-chip network for GALS many-core platforms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special issue on the 2009 ACM/IEEE international symposium on networks-on-chip
Virtual channels vs. multiple physical networks: a comparative analysis

Proceedings of the 47th Design Automation Conference
Networks on Chips: from research to products

Proceedings of the 47th Design Automation Conference
Exploiting the reuse supplied by loop-dependent stream references for stream processors

ACM Transactions on Architecture and Code Optimization (TACO)
An Efficient Memory Organization for High-ILP Inner Modem Baseband SDR Processors

Journal of Signal Processing Systems
MEDICS: ultra-portable processing for medical image reconstruction

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
A programmable parallel accelerator for learning and classification

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
Design and implementation of the PLUG architecture for programmable and efficient network lookups

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
An overview of achieving energy efficiency in on-chip networks

International Journal of Communication Networks and Distributed Systems
Next generation on-chip networks: what kind of congestion control do we need?

Hotnets-IX Proceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks
Destination-based adaptive routing on 2D mesh networks

Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration

Proceedings of the Conference on Design, Automation and Test in Europe
A methodology for design of unbuffered router microarchitecture for S-mesh NoC

NPC'10 Proceedings of the 2010 IFIP international conference on Network and parallel computing
An experimental study of optimizing bioinformatics applications

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Improved on-chip router analytical power and area modeling

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
An analytical network performance model for SIMD processor CSX600 interconnects

Journal of Systems Architecture: the EUROMICRO Journal
Distributed runtime load-balancing for software routers on homogeneous many-core processors

Proceedings of the Workshop on Programmable Routers for Extensible Services of Tomorrow
Self-reconfigurable channel data buffering scheme and circuit design for adaptive flow control in power-efficient network-on-chips

IEEE Transactions on Circuits and Systems Part I: Regular Papers
Chip-size evaluation of a multithreaded processor enhanced with a PID controller

SEUS'10 Proceedings of the 8th IFIP WG 10.2 international conference on Software technologies for embedded and ubiquitous systems
A scheduling approach for distributed resource architectures with scarce communication resources

International Journal of High Performance Systems Architecture
Real-Time Adaptive Background Modeling for Multicore Embedded Systems

Journal of Signal Processing Systems
On an efficient NoC multicasting scheme in support of multiple applications running on irregular sub-networks

Microprocessors & Microsystems
Power-efficient tree-based multicast support for networks-on-chip

Proceedings of the 16th Asia and South Pacific Design Automation Conference
A pattern for efficient parallel computation on multicore processors with scalar operand networks

Proceedings of the 2010 Workshop on Parallel Programming Patterns
Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Loop fusion and reordering for register file optimization on stream processors

Proceedings of the 2011 ACM Symposium on Applied Computing
Evaluation of low-overhead organizations for the directory in future many-core CMPs

Euro-Par 2010 Proceedings of the 2010 conference on Parallel processing
Kismet: parallel speedup estimates for serial programs

Proceedings of the 2011 ACM international conference on Object oriented programming systems languages and applications
Energy characteristic of a processor allocator and a network-on-chip

International Journal of Applied Mathematics and Computer Science - SPECIAL SECTION: Efficient Resource Management for Grid-Enabled Applications
Fast parallel FFT on CTaiJi: a coarse-grained reconfigurable computation platform

ISPA'05 Proceedings of the Third international conference on Parallel and Distributed Processing and Applications
Comparability Graph Coloring for Optimizing Utilization of Software-Managed Stream Register Files for Stream Processors

ACM Transactions on Architecture and Code Optimization (TACO)
A Massively Parallel, Energy Efficient Programmable Accelerator for Learning and Classification

ACM Transactions on Architecture and Code Optimization (TACO)
Dataflow-driven execution control in a coarse-grained reconfigurable array (abstract only)

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
TransCom: transforming stream communication for load balance and efficiency in networks-on-chip

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
Synchroscalar: initial lessons in power-aware design of a tile-based embedded architecture

PACS'03 Proceedings of the Third international conference on Power - Aware Computer Systems
A stream architecture supporting multiple stream execution models

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
Software-Oriented system-level simulation for design space exploration of reconfigurable architectures

ACSAC'05 Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture
A scalable, multi-thread, multi-issue array processor architecture for DSP applications based on extended tomasulo scheme

SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
A parallelizing compiler cooperative heterogeneous multicore processor architecture

Transactions on High-Performance Embedded Architectures and Compilers IV
Enforcing dimension-order routing in on-chip torus networks without virtual channels

ISPA'06 Proceedings of the 4th international conference on Parallel and Distributed Processing and Applications
Redsharc: a programming model and on-chip network for multi-core systems on a programmable chip

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)
Loop fusion and reordering for register file optimization on stream processors

Journal of Systems and Software
Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI

Proceedings of the 49th Annual Design Automation Conference
FLEXclusion: balancing cache capacity and on-chip bandwidth via flexible exclusion

Proceedings of the 39th Annual International Symposium on Computer Architecture
Viper: virtual pipelines for enhanced reliability

Proceedings of the 39th Annual International Symposium on Computer Architecture
On-chip networks from a networking perspective: congestion and scalability in many-core interconnects

Proceedings of the ACM SIGCOMM 2012 conference on Applications, technologies, architectures, and protocols for computer communication
Formal verification methodology considerations for network on chips

Proceedings of the International Conference on Advances in Computing, Communications and Informatics
Scalability-based manycore partitioning

Proceedings of the 21st international conference on Parallel architectures and compilation techniques
On-chip networks from a networking perspective: congestion and scalability in many-core interconnects

ACM SIGCOMM Computer Communication Review - Special october issue SIGCOMM '12
Laplace transformation on the FT64 stream processor

ACSAC'07 Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture
Cost evaluation on reuse of generic network service dies in three-dimensional integrated circuits

Microelectronics Journal
NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
Addressing End-to-End Memory Access Latency in NoC-Based Multicores

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
MP-Tomasulo: A Dependency-Aware Automatic Parallel Execution Engine for Sequential Programs

ACM Transactions on Architecture and Code Optimization (TACO)
LUCAS: latency-adaptive unified cluster assignment and instruction scheduling

Proceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
Research on half-mesh topology based on binary model and HTF-XY routing algorithm

International Journal of Computer Applications in Technology
Cache coherence enabled adaptive refresh for volatile STT-RAM

Proceedings of the Conference on Design, Automation and Test in Europe
40.4fJ/bit/mm low-swing on-chip signaling with self-resetting logic repeaters embedded within a mesh NoC in 45nm SOI CMOS

Proceedings of the Conference on Design, Automation and Test in Europe
Triggered instructions: a control paradigm for spatially-programmed architectures

Proceedings of the 40th Annual International Symposium on Computer Architecture
Catnap: energy proportional multiple network-on-chip

Proceedings of the 40th Annual International Symposium on Computer Architecture
A heterogeneous multiple network-on-chip design: an application-aware approach

Proceedings of the 50th Annual Design Automation Conference
Design of high-throughput Inter-PE communication with application-level flow control protocol for many-core architectures

Proceedings of the First International Workshop on Many-core Embedded Systems
Application-driven end-to-end traffic predictions for low power NoC design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
Dynamic programming-based runtime thermal management (DPRTM): An online thermal control strategy for 3D-NoC systems

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Empirical and theoretical lower bounds on energy consumption for networks on chip

Proceedings of the Sixth International Workshop on Network on Chip Architectures
Efficient multicast schemes for 3-D Networks-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
CAeSaR: unified cluster-assignment scheduling and communication reuse for clustered VLIW processors

Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems
The effect of communication and synchronization on Amdahl's law in multicore systems

Parallel Computing
A generic FPGA prototype for on-chip systems with network-on-chip communication infrastructure

Computers and Electrical Engineering
DP&TB: a coherence filtering protocol for many-core chip multiprocessors

The Journal of Supercomputing
Design of the coarse-grained reconfigurable architecture DART with on-line error detection

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Wire delay is emerging as the natural limiter to microprocessor scalability. A new architectural approach could solve this problem, as well as deliver unprecedented performance, energy efficiency, and cost effectiveness.