ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration

Authors:
Andrew B. Kahng;Bin Li;Li-Shiuan Peh;Kambiz Samadi
Affiliations:
University of California, San Diego, La Jolla, CA;Princeton University, Princeton, NJ;Princeton University, Princeton, NJ;University of California, San Diego, La Jolla, CA
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2009

Citing 24
Cited 146

The design and use of simplepower: a cycle-accurate energy estimation tool

Proceedings of the 37th Annual Design Automation Conference
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs

IEEE Micro
Orion: a power-performance simulator for interconnection networks

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Power constrained design of multiprocessor interconnection networks

ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
Leakage power modeling and optimization in interconnection networks

Proceedings of the 2003 international symposium on Low power electronics and design
Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
A Power and Performance Model for Network-on-Chip Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 2
System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 3
Accurate pre-layout estimation of standard cell characteristics

Proceedings of the 41st annual Design Automation Conference
Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams

Proceedings of the 31st annual international symposium on Computer architecture
Power-optimal pipelining in deep submicron technology

Proceedings of the 2004 international symposium on Low power electronics and design
High-level power analysis for on-chip networks

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
Niagara: A 32-Way Multithreaded Sparc Processor

IEEE Micro
Replacing global wires with an on-chip network: a power analysis

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
System level power and performance modeling of GALS point-to-point communication interfaces

ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
System level design paradigms: Platform-based design and communication synthesis

Proceedings of the 41st annual Design Automation Conference
A Power and Energy Exploration of Network-on-Chip Architectures

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
A 5-GHz Mesh Interconnect for a Teraflops Processor

IEEE Micro
Architecture of the Scalable Communications Core's Network on Chip

IEEE Micro
Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Interconnect modeling for improved system-level design optimization

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
A clock power model to evaluate impact of architectural and technology optimizations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Router microarchitecture and scalability of ring topology in on-chip networks

Proceedings of the 2nd International Workshop on Network on Chip Architectures
Segment gating for static energy reduction in Networks-on-Chip

Proceedings of the 2nd International Workshop on Network on Chip Architectures
System-level exploration of run-time clusterization for energy-efficient on-chip communication

Proceedings of the 2nd International Workshop on Network on Chip Architectures
In-network coherence filtering: snoopy coherence without broadcasts

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
An analysis of on-chip interconnection networks for large-scale chip multiprocessors

ACM Transactions on Architecture and Code Optimization (TACO)
Interconnection alternatives for hierarchical monitoring communication in parallel SoCs

Microprocessors & Microsystems
Modeling NoC traffic locality and energy consumption with rent's communication probability distribution

Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction
Hybrid network on chip (HNoC): local buses with a global mesh architecture

Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction
Evaluating Bufferless Flow Control for On-chip Networks

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Design of a High-Throughput Distributed Shared-Buffer NoC Router

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Virtual point-to-point connections for NoCs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - Special issue on the 2009 ACM/IEEE international symposium on networks-on-chip
A multilayer nanophotonic interconnection network for on-chip many-core communications

Proceedings of the 47th Design Automation Conference
An efficient dynamically reconfigurable on-chip network architecture

Proceedings of the 47th Design Automation Conference
Trace-driven optimization of networks-on-chip configurations

Proceedings of the 47th Design Automation Conference
ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip

Proceedings of the 47th Design Automation Conference
NTPT: on the end-to-end traffic prediction in the on-chip networks

Proceedings of the 47th Design Automation Conference
Exploiting address compression and heterogeneous interconnects for efficient message management in tiled CMPs

Journal of Systems Architecture: the EUROMICRO Journal
SigNet: network-on-chip filtering for coarse vector directories

Proceedings of the Conference on Design, Automation and Test in Europe
A method to remove deadlocks in networks-on-chips with wormhole flow control

Proceedings of the Conference on Design, Automation and Test in Europe
Efficient lookahead routing and header compression for multicasting in networks-on-chip

Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
OE+IOE: a novel turn model based fault tolerant routing scheme for networks-on-chip

CODES/ISSS '10 Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
ERA: an efficient routing algorithm for power, throughput and latency in network-on-chips

NPC'10 Proceedings of the 2010 IFIP international conference on Network and parallel computing
A novel 3D layer-multiplexed on-chip network

Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
Circuit-Switched Memory Access in Photonic Interconnection Networks for High-Performance Embedded Computing

Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis
Improved on-chip router analytical power and area modeling

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Area and power-efficient innovative congestion-aware Network-on-Chip architecture

Journal of Systems Architecture: the EUROMICRO Journal
A power-efficient network on-chip topology

Proceedings of the Fifth International Workshop on Interconnection Network Architecture: On-Chip, Multi-Chip
Throughput-Effective On-Chip Networks for Manycore Accelerators

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Virtualizing network-on-chip resources in chip-multiprocessors

Microprocessors & Microsystems
System level power estimation of system-on-chip interconnects in consideration of transition activity and crosstalk

PATMOS'10 Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation
OPAL: a multi-layer hybrid photonic NoC for 3D ICs

Proceedings of the 16th Asia and South Pacific Design Automation Conference
NS-FTR: a fault tolerant routing scheme for networks on chip with permanent and runtime intermittent faults

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Kernel Fusion: An Effective Method for Better Power Efficiency on Multithreaded GPU

GREENCOM-CPSCOM '10 Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications & Int'l Conference on Cyber, Physical and Social Computing
Time-division-multiplexed arbitration in silicon nanophotonic networks-on-chip for high-performance chip multiprocessors

Journal of Parallel and Distributed Computing
CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs

Journal of Parallel and Distributed Computing
Energy-optimized on-chip networks using reconfigurable shortcut paths

ARCS'11 Proceedings of the 24th international conference on Architecture of computing systems
Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication

ACM Journal on Emerging Technologies in Computing Systems (JETC)
VISION: a framework for voltage island aware synthesis of interconnection networks-on-chip

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
3D floorplanning of low-power and area-efficient Network-on-Chip architecture

Microprocessors & Microsystems
F2BFLY: an on-chip free-space optical network with wavelength-switching

Proceedings of the international conference on Supercomputing
Prevention flow-control for low latency torus Networks-on-Chip

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
BLOCON: a bufferless photonic Clos Network-on-Chip architecture

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Link pipelining strategies for an application-specific asynchronous NoC

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Interconnect physical analyser (IPAA) applied to the design of scalable Network-on-Chip interconnect for cryptographic accelerators

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Reducing Network-on-Chip energy consumption through spatial locality speculation

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees

Proceedings of the 38th annual international symposium on Computer architecture
Scalable power control for many-core architectures running multi-threaded applications

Proceedings of the 38th annual international symposium on Computer architecture
Cluster-based topologies for 3D stacked architectures

Proceedings of the 8th ACM International Conference on Computing Frontiers
NoC frequency scaling with flexible-pipeline routers

Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design
The gem5 simulator

ACM SIGARCH Computer Architecture News
Enabling system-level modeling of variation-induced faults in networks-on-chips

Proceedings of the 48th Design Automation Conference
FlexiBuffer: reducing leakage power in on-chip network routers

Proceedings of the 48th Design Automation Conference
Optimal memory controller placement for chip multiprocessor

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
HPC-Mesh: A Homogeneous Parallel Concentrated Mesh for Fault-Tolerance and Energy Savings

Proceedings of the 2011 ACM/IEEE Seventh Symposium on Architectures for Networking and Communications Systems
A study of 3D Network-on-Chip design for data parallel H.264 coding

Microprocessors & Microsystems
3D NOC for many-core processors

Microelectronics Journal
On the use of multiplanes on a 2D mesh network-on-chip

ICA3PP'11 Proceedings of the 11th international conference on Algorithms and architectures for parallel processing - Volume Part II
BOFAR: buffer occupancy factor based adaptive router for mesh NoCs

Proceedings of the 4th International Workshop on Network on Chip Architectures
Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip

Proceedings of the 4th International Workshop on Network on Chip Architectures
DAPSCO: Distance-aware partially shared cache organization

ACM Transactions on Architecture and Code Optimization (TACO) - HIPEAC Papers
Switch-based packing technique to reduce traffic and latency in token coherence

Journal of Parallel and Distributed Computing
A tree-based topology synthesis for on-chip network

Proceedings of the International Conference on Computer-Aided Design
Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations

Proceedings of the International Conference on Computer-Aided Design
Reducing energy and increasing performance with traffic optimization in many-core systems

Proceedings of the System Level Interconnect Prediction Workshop
Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
Optimized 3D Network-on-Chip Design Using Simulated Allocation

ACM Transactions on Design Automation of Electronic Systems (TODAES)
DTBR: A dynamic thermal-balance routing algorithm for Network-on-Chip

Computers and Electrical Engineering
Topology-Aware quality-of-service support in highly integrated chip multiprocessors

ISCA'10 Proceedings of the 2010 international conference on Computer Architecture
Network-on-Chip virtualization in Chip-Multiprocessor Systems

Journal of Systems Architecture: the EUROMICRO Journal
RAPA: reliability-aware priority arbitration strategy for network on chip

Proceedings of the great lakes symposium on VLSI
A framework for low power synthesis of interconnection networks-on-chip with multiple voltage islands

Integration, the VLSI Journal
Improving coherence protocol reactiveness by trading bandwidth for latency

Proceedings of the 9th conference on Computing Frontiers
A signature-based power model for MPSoC on FPGA

VLSI Design
Explicit modeling of control and data for improved NoC router estimation

Proceedings of the 49th Annual Design Automation Conference
Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI

Proceedings of the 49th Annual Design Automation Conference
SST + gem5 = a scalable simulation infrastructure for high performance computing

Proceedings of the 5th International ICST Conference on Simulation Tools and Techniques
Energy-efficient non-minimal path on-chip interconnection network for heterogeneous systems

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Power-aware performance increase via core/uncore reinforcement control for chip-multiprocessors

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
HANDS: heterogeneous architectures and networks-on-chip design and simulation

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
CHARM: a composable heterogeneous accelerator-rich microprocessor

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures

Proceedings of the 39th Annual International Symposium on Computer Architecture
VRSync: characterizing and eliminating synchronization-induced voltage emergencies in many-core processors

Proceedings of the 39th Annual International Symposium on Computer Architecture
Power Modeling and Characterization of Computing Devices: A Survey

Foundations and Trends in Electronic Design Automation
Energy-guided exploration of on-chip network design for exa-scale computing

Proceedings of the International Workshop on System Level Interconnect Prediction
Optimizing heterogeneous NoC design

Proceedings of the International Workshop on System Level Interconnect Prediction
Handling global traffic in future CMP NoCs

Proceedings of the International Workshop on System Level Interconnect Prediction
Dynamic QoS management for chip multiprocessors

ACM Transactions on Architecture and Code Optimization (TACO)
A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms

Microprocessors & Microsystems
APCR: an adaptive physical channel regulator for on-chip interconnects

Proceedings of the 21st international conference on Parallel architectures and compilation techniques
A novel NoC-based design for fault-tolerance of last-level caches in CMPs

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
The roce-bush router: a case for routing-centric dimensional decomposition for low-latency 3D noC routers

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Stream arbitration: Towards efficient bandwidth utilization for emerging on-chip interconnects

ACM Transactions on Architecture and Code Optimization (TACO) - Special Issue on High-Performance Embedded Architectures and Compilers
Surface wave communication system for on-chip and off-chip interconnects

Proceedings of the Fifth International Workshop on Network on Chip Architectures
Low power flitwise routing in an unidirectional torus with minimal buffering

Proceedings of the Fifth International Workshop on Network on Chip Architectures
Exploiting semantics of virtual memory to improve the efficiency of the on-chip memory system

Euro-Par'12 Proceedings of the 18th international conference on Parallel Processing
Accurate on-chip router area modeling with kriging methodology

Proceedings of the International Conference on Computer-Aided Design
TRACKER: a low overhead adaptive NoC router with load balancing selection strategy

Proceedings of the International Conference on Computer-Aided Design
Developing Domain-Knowledge Evolutionary Algorithms for Network-on-Chip Application Mapping

Microprocessors & Microsystems
Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach

ACM Transactions on Embedded Computing Systems (TECS)
Scalable load balancing congestion-aware Network-on-Chip router architecture

Journal of Computer and System Sciences
Cluster-based topologies for 3D Networks-on-Chip using advanced inter-layer bus architecture

Journal of Computer and System Sciences
The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing

ACM Transactions on Architecture and Code Optimization (TACO)
Deploying hardware locks to improve performance and energy efficiency of hardware transactional memory

ARCS'13 Proceedings of the 26th international conference on Architecture of Computing Systems
NOC-Out: Microarchitecting a Scale-Out Processor

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
Prefetching and cache management using task lifetimes

Proceedings of the 27th international ACM conference on International conference on supercomputing
NBTI-aware design of NoC buffers

Proceedings of the 2013 Interconnection Network Architecture: On-Chip, Multi-Chip
Sensor-wise methodology to face NBTI stress of NoC buffers

Proceedings of the Conference on Design, Automation and Test in Europe
Cache coherence enabled adaptive refresh for volatile STT-RAM

Proceedings of the Conference on Design, Automation and Test in Europe
DeBAR: deflection based adaptive router with minimal buffering

Proceedings of the Conference on Design, Automation and Test in Europe
Modeling and analysis of fault-tolerant distributed memories for networks-on-chip

Proceedings of the Conference on Design, Automation and Test in Europe
Catnap: energy proportional multiple network-on-chip

Proceedings of the 40th Annual International Symposium on Computer Architecture
Gana: A novel low-cost conflict-free NoC architecture

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures
Exploration with upgradeable models using statistical methods for physical model emulation

Proceedings of the 50th Annual Design Automation Conference
Application-driven end-to-end traffic predictions for low power NoC design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
CusNoC: fast full-chip custom NoC generation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Employing circadian rhythms to enhance power and reliability

ACM Transactions on Design Automation of Electronic Systems (TODAES)
An MILP-based aging-aware routing algorithm for NoCs

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Ordering circuit establishment in multiplane NoCs

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
Deflection routing in 3D network-on-chip with limited vertical bandwidth

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies
An energy-aware online task mapping algorithm in NoC-based system

The Journal of Supercomputing
Optimal placement of vertical connections in 3D Network-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
Designing on-chip networks for throughput accelerators

ACM Transactions on Architecture and Code Optimization (TACO)
ForEVeR: A complementary formal and runtime verification approach to correct NoC functionality

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers
Optimized multicore architectures for data parallel fast Fourier transform

Proceedings of the 14th International Conference on Computer Systems and Technologies
Building expressive, area-efficient coherence directories

PACT '13 Proceedings of the 22nd international conference on Parallel architectures and compilation techniques
McRouter: multicast within a router for high performance network-on-chips

PACT '13 Proceedings of the 22nd international conference on Parallel architectures and compilation techniques
VGTS: variable granularity transactional snoop

Euro-Par'13 Proceedings of the 19th international conference on Parallel Processing
Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Empirical and theoretical lower bounds on energy consumption for networks on chip

Proceedings of the Sixth International Workshop on Network on Chip Architectures
Efficient multicast schemes for 3-D Networks-on-Chip

Journal of Systems Architecture: the EUROMICRO Journal
Power consumption of 3D networks-on-chips: Modeling and optimization

Microprocessors & Microsystems
uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture
Analytical performance modeling of shuffle-exchange inspired mesh-based Network-on-Chips

Performance Evaluation
A generalized software framework for accurate and efficient management of performance goals

Proceedings of the Eleventh ACM International Conference on Embedded Software
Exploiting replication to improve performances of NUCA-based CMP systems

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers
PAIS: Parallelism-aware interconnect scheduling in multicores

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers
NoC-based fault-tolerant cache design in chip multiprocessors

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers
METEOR: Hybrid photonic ring-mesh network-on-chip for multicore architectures

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers
Energy and throughput aware fuzzy logic based reconfiguration for MPSoCs

Journal of Intelligent & Fuzzy Systems: Applications in Engineering and Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

As industry moves towards many-core chips, networks-on-chip (NoCs) are emerging as the scalable fabric for interconnecting the cores. With power now the first-order design constraint, early-stage estimation of NoC power has become crucially important. ORION [29] was amongst the first NoC power models released, and has since been fairly widely used for early-stage power estimation of NoCs. However, when validated against recent NoC prototypes -- the Intel 80-core Teraflops chip and the Intel Scalable Communications Core (SCC) chip -- we saw significant deviation that can lead to erroneous NoC design choices. This prompted our development of ORION 2.0, an extensive enhancement of the original ORION models which includes completely new subcomponent power models, area models, as well as improved and updated technology models. Validation against the two Intel chips confirms a substantial improvement in accuracy over the original ORION. A case study with these power models plugged within the COSI-OCC NoC design space exploration tool [23] confirms the need for, and value of, accurate early-stage NoC power estimation. To ensure the longevity of ORION 2.0, we will be releasing it wrapped within a semi-automated flow that automatically updates its models as new technology files become available.