System-level exploration of run-time clusterization for energy-efficient on-chip communication

Authors:
Liang Guang;Ethiopia Nigussie;Hannu Tenhunen
Affiliations:
University of Turku, Finland;University of Turku, Finland;University of Turku, Finland
Venue:
Proceedings of the 2nd International Workshop on Network on Chip Architectures
Year:
2009

Citing 14
Cited 1

Improving Latency Tolerance of Multithreading through Decoupling

IEEE Transactions on Computers
A survey of techniques for energy efficient on-chip communication

Proceedings of the 40th annual Design Automation Conference
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
Clocking strategies for networks-on-chip

Networks on chip
Reducing power and latency in 2-D mesh NoCs using globally pseudochronous locally synchronous clocking

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Design, Synthesis, and Test of Networks on Chips

IEEE Design & Test
Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation

IEEE Micro
Adaptive Power Management for the On-Chip Communication Network

DSD '06 Proceedings of the 9th EUROMICRO Conference on Digital System Design
ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon

IEEE Design & Test
Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
A Survey and Taxonomy of GALS Design Styles

IEEE Design & Test
Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology

Proceedings of the conference on Design, automation and test in Europe
Design and management of voltage-frequency island partitioned networks-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration

Proceedings of the Conference on Design, Automation and Test in Europe

Energy and throughput aware fuzzy logic based reconfiguration for MPSoCs

Journal of Intelligent & Fuzzy Systems: Applications in Engineering and Technology

Quantified Score

Hi-index	0.00

Visualization

Abstract

System-level exploration of run-time power clusterization for energy-efficient on-chip communication is presented. Facilitated by multiple on-chip power-delivery-networks, areas of heavy or low traffics can be dynamically identified and adaptively supplied with new power schemes. This method is superior to design-time voltage island partitioning, in dealing with unpredictable spatial and temporal variations of communication traffics in large NoCs. Architectural design of the platform and online iterative configuration process are presented. The effectiveness of the proposed approach is demonstrated quantitatively on a NoC simulator with 65nm power models. With synthetic traffic traces characterizing various communication patterns, run-time power clusterization achieves considerable energy benefits compared to existing energy-efficient architectures (9%--42% lower). The latency penalty is predictable and moderately bounded with minimal area overhead. The proposed architecture presents an ideal tradeoff, prioritizing energy efficiency, for massively parallel on-chip computing.