A Survey and Taxonomy of GALS Design Styles

Authors:
Paul Teehan;Mark Greenstreet;Guy Lemieux
Affiliations:
University of British Columbia;University of British Columbia;University of British Columbia
Venue:
IEEE Design & Test
Year:
2007

Citing 33
Cited 26

Micropipelines

Communications of the ACM
Pausible clocking-based heterogeneous systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Power and performance evaluation of globally asynchronous locally synchronous processors

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Myrinet: A Gigabit-per-Second Local Area Network

IEEE Micro
Chain: A Delay-Insensitive Chip Area Interconnect

IEEE Micro
Implementing a STARI chip

ICCD '95 Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors
Pausible Clocking: A First Step Toward Heterogeneous Systems

ICCD '96 Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors
Practical Design of Globally-Asynchronous Locally-Synchronous Systems

ASYNC '00 Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems
An Event Spacing Experiment

ASYNC '02 Proceedings of the 8th International Symposium on Asynchronus Circuits and Systems
Efficient Self-Timed Interfaces for Crossing Clock Domains

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
Fourteen Ways to Fool Your Synchronizer

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
Low-latency plesiochronous data retiming

ARVLSI '95 Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)
Asynchronous Wrapper for Heterogeneous Systems

ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
Globally-asynchronous locally-synchronous systems (performance, reliability, digital)

Globally-asynchronous locally-synchronous systems (performance, reliability, digital)
Evaluation of pausible clocking for interfacing high speed IP cores in GALS Framework

VLSID '04 Proceedings of the 17th International Conference on VLSI Design
Robust interfaces for mixed-timing systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
Synchro-Tokens: A Deterministic GALS Methodology for Chip-Level Debug and Test

IEEE Transactions on Computers
Measuring Deep Metastability

ASYNC '06 Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems
GALS at ETH Zurich: Success or Failure

ASYNC '06 Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems
Interface Design for Rationally Clocked GALS Systems

ASYNC '06 Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems
An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Asynchronous on-Chip Communication: Explorations on the Intel PXA27x Processor Peripheral Bus

ASYNC '07 Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems
Demystifying Data-Driven and Pausible Clocking Schemes

ASYNC '07 Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems
Computing synchronizer failure probabilities

Proceedings of the conference on Design, automation and test in Europe
Simulating improbable events

Proceedings of the 44th annual Design Automation Conference
Anomalous Behavior of Synchronizer and Arbiter Circuits

IEEE Transactions on Computers
A High Performance, Energy Efficient GALS ProcessorMicroarchitecture with Reduced Implementation Complexity

ISPASS '05 Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005
Asynchronous Interconnect for Synchronous SoC Design

IEEE Micro
PivotPoint: Clockless Crossbar Switch for High-Performance Embedded Systems

IEEE Micro
GALDS: a complete framework for designing multiclock ASICs and socs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Synchronization in digital system design

IEEE Journal on Selected Areas in Communications

Towards reliable 5Gbps wave-pipelined and 3Gbps surfing interconnect in 65nm FPGAs

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
System-level exploration of run-time clusterization for energy-efficient on-chip communication

Proceedings of the 2nd International Workshop on Network on Chip Architectures
A Metastability-Free Multi-synchronous Communication Scheme for SoCs

SSS '09 Proceedings of the 11th International Symposium on Stabilization, Safety, and Security of Distributed Systems
A flexible communication scheme for rationally-related clock frequencies

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Distributed DVFS using rationally-related frequencies and discrete voltage levels

Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
An error-correcting unordered code and hardware support for robust asynchronous global communication

Proceedings of the Conference on Design, Automation and Test in Europe
All digital skew tolerant synchronous interfacing methods for high-performance point-to-point communications in deep sub-micron SoCs

Integration, the VLSI Journal
A hardwired NoC infrastructure for embedded systems on FPGAs

Microprocessors & Microsystems
Quasi delay-insensitive high speed two-phase protocol asynchronous wrapper for network on chips

Journal of Computer Science and Technology
Modified bundled-data as a new protocol for NoC asynchronous links

Microelectronics Journal
A low-latency adaptive asynchronous interconnection network using bi-modal router nodes

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Cross clock-domain TDM virtual circuits for networks on chips

NOCS '11 Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip
Fault-tolerant algorithms for tick-generation in asynchronous logic: robust pulse generation

SSS'11 Proceedings of the 13th international conference on Stabilization, safety, and security of distributed systems
Variable-size mosaics: A process-variation aware technique to increase the performance of tile-based, massive multi-core processors

Computers and Electrical Engineering
Automatic adjustment of a medical imaging data acquisition system to unknown delays in the input communication channels

Analog Integrated Circuits and Signal Processing
A novel hybrid FIFO asynchronous clock domain crossing interfacing method

Proceedings of the great lakes symposium on VLSI
A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems

Proceedings of the Conference on Design, Automation and Test in Europe
HEX: scaling honeycombs is easier than scaling clock trees

Proceedings of the twenty-fifth annual ACM symposium on Parallelism in algorithms and architectures
Power-aware dynamic memory management on many-core platforms utilizing DVFS

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on ESTIMedia'10
Synchronous programming in audio processing: A lookup table oscillator case study

ACM Computing Surveys (CSUR)
Quantifying the cost and benefit of latency insensitive communication on FPGAs

Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays
A comparative study of two formal semantics of the SIGNAL language

Frontiers of Computer Science: Selected Publications from Chinese Universities
The ACROSS MPSoC - A new generation of multi-core processors designed for safety-critical embedded systems

Microprocessors & Microsystems
A formal framework for interfacing mixed-timing systems

Integration, the VLSI Journal
Rigorously modeling self-stabilizing fault-tolerant circuits: An ultra-robust clocking scheme for systems-on-chip

Journal of Computer and System Sciences

Quantified Score

Hi-index	0.00

Visualization

Abstract

Large digital systems increasingly feature global asynchronous interconnects and multiple clock domains. Thus, they are globally asynchronous, locally synchronous (GALS) designs. The authors identify three emerging GALS design styles, present examples of each, survey related research, and describe practical implementation issues. They also discuss the obstacles hindering widespread adoption of GALS design and conclude that CAD support will soon follow the increasing industry interest in this area.