Low-latency plesiochronous data retiming

Authors:
L. R. Dennison;W. J. Dally;D. Xanthopoulos
Affiliations:
-;-;-
Venue:
ARVLSI '95 Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)
Year:
1995

Citing 1
Cited 6

A Solution to a Special Case of the Synchronization Problem

IEEE Transactions on Computers

Efficient Self-Timed Interfaces for Crossing Clock Domains

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
A predictive synchronizer for periodic clock domains

Formal Methods in System Design
Two efficient synchronous ↔ asynchronous converters well-suited for networks-on-chip in GALS architectures

Integration, the VLSI Journal
A Survey and Taxonomy of GALS Design Styles

IEEE Design & Test
Fast Universal Synchronizers

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Two efficient synchronous ↔ asynchronous converters well-suited for network on chip in GALS architectures

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new method of retiming plesiochronous data is described. This method features latency of less than a cell-time and requires only minimal support circuitry. No flow control or handshaking signals are used, allowing true undirectional signalling between transmitter and receiver. Application areas include communication networks in parallel computers, and general communication network repeaters, hubs, bridges, and routers.