A Solution to a Special Case of the Synchronization Problem

Authors:
W. K. Stewart;S. A. Ward
Affiliations:
-;-
Venue:
IEEE Transactions on Computers
Year:
1988

Citing 0
Cited 7

Analysis of Metastable Operation in a CMOS Dynamic D-Latch

Analog Integrated Circuits and Signal Processing - Special issue: analog design issues in digital VSLI circuits and systems
Oscillatory Metastability in Optical Network Synchronizer Circuits

The Journal of Supercomputing
Low-latency plesiochronous data retiming

ARVLSI '95 Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)
A predictive synchronizer for periodic clock domains

Formal Methods in System Design
Two efficient synchronous ↔ asynchronous converters well-suited for networks-on-chip in GALS architectures

Integration, the VLSI Journal
Two efficient synchronous ↔ asynchronous converters well-suited for network on chip in GALS architectures

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Discrete-event system-on-a-chip with universal event tracer and floating-point synchronizer for interoperation of a DEVS simulator and an on-chip debugger

Proceedings of the 2012 Symposium on Theory of Modeling and Simulation - DEVS Integrative M&S Symposium

Quantified Score

Hi-index	14.99

Visualization

Abstract

A synchronizer that exhibits an arbitrarily low failure rate and a short propagation delay for the special case of synchronizing a signal that is synchronous with some periodic signal is described.