A predictive synchronizer for periodic clock domains

Authors:
Uri Frank;Tsachy Kapshitz;Ran Ginosar
Affiliations:
VLSI Systems Research Center, Technion--Israel Institute of Technology, Haifa, Israel 32000;VLSI Systems Research Center, Technion--Israel Institute of Technology, Haifa, Israel 32000;VLSI Systems Research Center, Technion--Israel Institute of Technology, Haifa, Israel 32000
Venue:
Formal Methods in System Design
Year:
2006

Citing 9
Cited 3

A Solution to a Special Case of the Synchronization Problem

IEEE Transactions on Computers
RuleBase: an industry-oriented formal verification tool

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Digital systems engineering

Digital systems engineering
Robust interfaces for mixed-timing systems with application to latency-insensitive protocols

Proceedings of the 38th annual Design Automation Conference
Efficient Self-Timed Interfaces for Crossing Clock Domains

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
Fourteen Ways to Fool Your Synchronizer

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
Timing Measurements of Synchronization Circuits

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems
Low-latency plesiochronous data retiming

ARVLSI '95 Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)
Self-Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors

Fast Universal Synchronizers

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Two efficient synchronous ↔ asynchronous converters well-suited for network on chip in GALS architectures

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
StarSync: An extendable standard-cell mesochronous synchronizer

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

An adaptive predictive clock synchronizer for systems on chip incorporating multiple clock domains is presented. The synchronizer takes advantage of the periodic nature of clocks in order to predict potential conflicts in advance, and to conditionally employ an input sampling delay to avoid such conflicts. The result is conflict-free synchronization with maximal throughput and minimal latency. The adaptive predictive synchronizer adjusts automatically to a wide range of clock frequencies, regardless of whether the transmitter is faster or slower than the receiver. The synchronizer also avoids sampling duplicate data or missing any input. A novel method is presented for formal treatment of synchronizers and metastability. Correct operation of the synchronizer is formally proven and verified.