Quantifying the cost and benefit of latency insensitive communication on FPGAs

Authors:
Kevin E. Murray;Vaughn Betz
Affiliations:
University of Toronto, Toronto, ON, Canada;University of Toronto, Toronto, ON, Canada
Venue:
Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays
Year:
2014

Citing 15
Cited 0

The case for registered routing switches in field programmable gate arrays

FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
A new approach to latency insensitive design

Proceedings of the 41st annual Design Automation Conference
Performance Optimization of Latency Insensitive Systems Through Buffer Queue Sizing of Communication Channels

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Armada: timing-driven pipeline-aware routing for FPGAs

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
A Survey and Taxonomy of GALS Design Styles

IEEE Design & Test
Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook

IEEE Design & Test
On a Pin Versus Block Relationship For Partitions of Logic Graphs

IEEE Transactions on Computers
Design, Implementation, and Validation of a New Class of Interface Circuits for Latency-Insensitive Design

MEMOCODE '07 Proceedings of the 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign
Towards reliable 5Gbps wave-pipelined and 3Gbps surfing interconnect in 65nm FPGAs

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Comparing FPGA vs. custom cmos and the impact on processor microarchitecture

Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays
CoRAM: an in-fabric memory architecture for FPGA-based computing

Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays
Leveraging latency-insensitivity to ease multiple FPGA design

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
Theory of latency-insensitive design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Elastic CGRAs

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Advances in asynchronous logic: from principles to GALS & NoC, recent industry applications, and commercial CAD tools

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Latency insensitive communication offers many potential benefits for FPGA designs, including easier timing closure by enabling automatic pipelining, and easier interfacing with embedded NoCs. However, it is important to understand the costs and trade-offs associated with any new design style. This paper presents optimized implementations of latency insensitive communication building blocks, quantifies their overheads in terms of area and frequency, and provides guidance to designers on how to generate high-speed and area-efficient latency insensitive systems.